



#### 100V COMPLEMENTARY PAIR ENHANCEMENT MODE MOSFET

#### **Product Summary**

Device	V <sub>(BR)DSS</sub>	R <sub>DS(ON)</sub> (Ω)max	I <sub>D</sub> (A)max T <sub>A</sub> = +25°C
Q1	100V	0.230 @ V <sub>GS</sub> = 10V	2.1
QT		0.300 @ V <sub>GS</sub> = 4.5V	1.9
Q2	100\/	0.235 @ V <sub>GS</sub> = -10V	-2.2
QZ	-100V	0.320 @ V <sub>GS</sub> = -4.5V	-1.9

#### **Description**

This new generation complementary dual MOSFET features low onresistance achievable with low gate drive.

### **Applications**


- DC Motor Control
- Backlighting

#### **Features**

- 100V Complementary in SOIC package
- Low On-Resistance
- Fast Switching Speed
- Low Voltage (V<sub>GS</sub> = 4.5V) gate drive
- Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2)
- Halogen and Antimony Free. "Green" Device (Note 3)
- Qualified to AEC-Q101 Standards for High Reliability

### **Mechanical Data**

- Case: SO-8
- Case Material: Molded Plastic, "Green" Molding Compound. UL Flammability Classification Rating 94V-0
- Moisture Sensitivity: Level 1 per J-STD-020
- Terminals: Finish Matte Tin annealed over Copper lead frame. Solderable per MIL-STD-202, Method 208 (3)
- Weight: 0.074 grams (approximate)




## Ordering Information (Note 4)

Product		Reel size (inches)	Tape width (mm)	Quantity per reel	
ZXMC10A816	8N8	13	12	2,500	

Notes:

- 1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS) & 2011/65/EU (RoHS 2) compliant.
- 2. See http://www.diodes.com/quality/lead\_free.html for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free.
- 3. Halogen- and Antimony-free "Green" products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds.
- 4. For packaging details, go to our website at http"//www.diodes.com/products/packages.html.

## **Marking Information**





### Maximum Ratings (@T<sub>A</sub> = +25°C, unless otherwise specified.)

Parameter	Symbol	N-channel Q1	P-channel Q2	Unit
Drain-Source Voltage	$V_{DSS}$	100	-100	V
Gate-Source Voltage	V <sub>GS</sub>	±20	±20	V
Continuous Drain Current @ $V_{GS}$ = 10V; $T_A$ = +25°C $^{(b)(d)}$ @ $V_{GS}$ = 10V; $T_A$ = +70°C $^{(b)(d)}$ @ $V_{GS}$ = 10V; $T_A$ = +25°C $^{(a)(d)}$ @ $V_{GS}$ = 10V; $T_A$ = +25°C $^{(a)(e)}$ @ $V_{GS}$ = 10V; $T_L$ = +25°C $^{(f)(d)}$	lp	2.1 1.7 1.7 2.0 2.3	-2.2 -1.8 -1.7 -2.0 -2.4	А
Pulsed Drain Current @ V <sub>GS</sub> = 10V; T <sub>A</sub> = +25°C (c)(d)	I <sub>DM</sub>	9.4	-10.5	Α
Continuous Source Current (Body Diode) at T <sub>A</sub> = +25°C (b)(d)	Is	3.0	-3.1	Α
Pulsed Source Current (Body Diode) at T <sub>A</sub> = +25°C (c)(d)	I <sub>SM</sub>	9.4	-10.5	Α
Avalanche Current (g) L = 0.1 mH	I <sub>AS</sub>	1.2	12	Α
Power Dissipation at T <sub>A</sub> = +25°C <sup>(a)(d)</sup> Linear Derating Factor	P <sub>D</sub>	1.3 10.0		W mW/°C
Power Dissipation at T <sub>A</sub> = +25°C <sup>(a)(e)</sup> Linear Derating Factor	P <sub>D</sub>	1.8 14.2		W mW/°C
Power Dissipation at T <sub>A</sub> = +25°C <sup>(b)(d)</sup> Linear Derating Factor	P <sub>D</sub>	2 16	.1 3.7	W mW/°C
Power Dissipation at T <sub>L</sub> = +25°C <sup>(f)(d)</sup> Linear Derating Factor	P <sub>D</sub>	2.4 18.9	2.6 20.4	W mW/°C
Operating and Storage Temperature Range	T <sub>j</sub> , T <sub>stg</sub>	-55 to	+150	°C

### **Thermal Characteristics**


Parameter	Symbol	Valu	е	Unit
Junction to Ambient (a)(d)	$R_{\theta JA}$	100		°C/W
Junction to Ambient (a)(e)	$R_{ heta JA}$	70		°C/W
Junction to Ambient (b)(d)	$R_{\theta JA}$	60		°C/W
Junction to Lead <sup>(f)(d)</sup>	$R_{ heta JL}$	53	49	°C/W

#### Notes:


- (a) For a device surface mounted on 25mm x 25mm x 1.6mm FR4 PCB with high coverage of single sided 1oz copper, in still air conditions; the device is measured when operating in a steady-state condition.
- (b) Same as note (a), except the device is measured at  $t \le 10$  sec.
- (c) Same as note (a), except the device is pulsed with D= 0.02 and pulse width 300µs. The pulse current is limited by the maximum junction temperature.
- (d) For a dual device with one active die.
- (e) For a device with two active die running at equal power.
- (f) Thermal resistance from junction to solder-point (at the end of the drain lead); the device is operating in a steady-state condition.
   (g) IAS rating are based on low frequency and duty cycles to keep T<sub>J</sub> = +25°C.




# Thermal Characteristics




N-channel Safe Operating Area






**Transient Thermal Impedance** 



**Derating Curve** 



**Pulse Power Dissipation** 



## Electrical Characteristics Q1 N-Channel (@TA = +25°C, unless otherwise specified.)


Parameter	Symbol	Min	Тур	Max	Unit	Conditions	
Static							
Drain-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	100	_	_	V	I <sub>D</sub> = 250μA, V <sub>GS</sub> = 0V	
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	_	_	0.5	μA	V <sub>DS</sub> = 100V, V <sub>GS</sub> = 0V	
Gate-Body Leakage	I <sub>GSS</sub>	_	_	100	nA	$V_{GS} = \pm 20V, V_{DS} = 0V$	
Gate-Source Threshold Voltage	V <sub>GS(th)</sub>	1.7	_	2.4	V	I <sub>D</sub> = 250μA, V <sub>DS</sub> = V <sub>GS</sub>	
Static Drain-Source On-State Resistance (a)	R <sub>DS(ON)</sub>	_	0.170 0.210	0.230 0.300	Ω	$V_{GS} = 10V, I_D = 1.0A$ $V_{GS} = 4.5V, I_D = 0.5A$	
Forward Transconductance (a) (c)	g <sub>fs</sub>	_	4.8	_	S	V <sub>DS</sub> = 15V, I <sub>D</sub> = 1.6A	
Dynamic Capacitance (c)						•	
Input Capacitance	C <sub>iss</sub>	_	497	_	pF		
Output Capacitance	Coss	_	29	_	pF	$V_{DS} = 50V, V_{GS} = 0V$ f = 1MHz	
Reverse Transfer Capacitance	Crss	_	18	_	pF	1 - 11/11/12	
Switching <sup>(b) (c)</sup>							
Turn-On-Delay Time	$t_{d(ON)}$	_	2.9	_	ns		
Rise Time	t <sub>r</sub>	_	2.1	_	ns	$V_{DD} = 50V, V_{GS} = 10V$ $I_{D} = 1.0A$	
Turn-Off Delay Time	$t_{d(OFF)}$	_	12.1	_	ns	$R_G \cong 6.0\Omega$ ,	
Fall Time	t <sub>f</sub>	_	5.0	_	ns	116 = 0.032,	
Gate Charge <sup>(c)</sup>							
Total Gate Charge	$Q_g$	_	9.2	_	nC	\ _ F0\\ \ \ _ 40\\	
Gate-Source Charge	$Q_gs$	_	1.7	_	nC	$V_{DS} = 50V, V_{GS} = 10V$ $I_{D} = 1.6A$	
Gate-Drain Charge	$Q_{gd}$	_	2.5	_	nC	1 ID = 1.0A	
Source-Drain Diode							
Diode Forward Voltage <sup>(a)</sup>	$V_{SD}$	_	0.85	0.95	V	I <sub>S</sub> = 1.7A, V <sub>GS</sub> = 0V	
Reverse Recovery Time (c)	t <sub>rr</sub>		32		ns	L = 1.74 di/dt = 1004/	
Reverse Recovery Charge <sup>(c)</sup>	Qrr	_	40	_	nC	- I <sub>S</sub> = 1.7A, di/dt = 100A/μs	
Gate Resistance							
Gate Resistance	$R_G$	0	_	3	Ω	$V_{DS} = 0V$ , $V_{GS} = 0V$ , $f = 1.0MHz$	

Notes:

<sup>(</sup>a) Measured under pulsed conditions. Pulse width  $\leq 300\mu s$ ; duty cycle  $\leq 2\%$ . (b) Switching characteristics are independent of operating junction temperature. (c) For design aid only, not subject to production testing.





## **Typical Characteristics Q1 N-Channel**






# Typical Characteristics Q1 N-Channel (cont.)






Gate-Source Voltage v Gate Charge


#### **Test Circuits**






Basic gate charge waveform

Gate charge test circuit





Switching time waveforms

Switching time test circuit



# Electrical Characteristics Q2 P-Channel (@T<sub>A</sub> = +25°C, unless otherwise specified.)


Parameter	Symbol	Min	Тур	Max	Unit	Conditions	
Static							
Drain-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	-100	_	_	V	$I_D = -250 \mu A$ , $V_{GS} = 0 V$	
Zero Gate Voltage Drain current	I <sub>DSS</sub>	_	_	-0.5	μA	V <sub>DS</sub> = -100V, V <sub>GS</sub> = 0V	
Gate-Body Leakage	I <sub>GSS</sub>	_	_	100	nA	$V_{GS} = \pm 20V, V_{DS} = 0V$	
Gate-Source Threshold Voltage	V <sub>GS(th)</sub>	-2.0	_	-3.0	V	$I_D = -250 \mu A$ , $V_{DS} = V_{GS}$	
Static Drain-Source On-State Resistance (a)	R <sub>DS(ON)</sub>	_	0.170 0.250	0.235 0.320	Ω	$V_{GS} = -10V$ , $I_D = -1.0A$ $V_{GS} = -4.5V$ , $I_D = -0.5A$	
Forward Transconductance (a) (c)	9 <sub>fs</sub>	_	4.7	_	S	V <sub>DS</sub> = -15V, I <sub>D</sub> = -2.1A	
Dynamic Capacitance (c)			•		•		
Input Capacitance	C <sub>iss</sub>	_	717	_	pF		
Output Capacitance	Coss	_	55	_	pF	$V_{DS} = -50V, V_{GS} = 0V$ f = 1MHz	
Reverse Transfer Capacitance	Crss	_	46	_	pF	71 - 11011 12	
Switching (b) (c)							
Turn-On-Delay Time	t <sub>d(ON)</sub>	_	4.3	_	ns	1, 50,4,4, 40,4	
Rise Time	t <sub>r</sub>	_	5.2	_	ns	$V_{DD} = -50V, V_{GS} = -10V$ $I_{D} = -1A$	
Turn-Off Delay Time	t <sub>d(OFF)</sub>	_	20	_	ns	$R_G \cong 6.0\Omega$ ,	
Fall Time	t <sub>f</sub>	_	12	_	ns	116 = 0.032,	
Gate Charge <sup>(c)</sup>							
Total Gate Charge	$Q_g$	_	16.5	_	nC	\\ - 50\\\\ - 40\\	
Gate-Source Charge	$Q_gs$	_	2.5	_	nC	$V_{DS} = -50V, V_{GS} = -10V$ $I_{D} = -2.1A$	
Gate-Drain Charge	$Q_{gd}$	_	5.4	_	nC	1D = -2.1A	
Source-Drain Diode							
Diode Forward Voltage <sup>(a)</sup>	$V_{SD}$	_	-0.85	-0.95	V	I <sub>S</sub> = -1.7A, V <sub>GS</sub> = 0V	
Reverse Recovery Time (c)	t <sub>rr</sub>	_	43	_	ns	L = 1.74 di/dt = 1004/vo	
Reverse Recovery Charge <sup>(c)</sup>	Qrr		77	_	nC	I <sub>S</sub> = -1.7A, di/dt = 100A/μs	
Gate Resistance							
Gate Resistance	$R_{G}$	0	_	100	Ω	$V_{DS} = 0V$ , $V_{GS} = 0V$ , $f = 1.0MHz$	

Notes:

<sup>(</sup>a) Measured under pulsed conditions. Pulse width  $\leq 300 \mu s$ ; duty cycle  $\leq 2\%$ . (b) Switching characteristics are independent of operating junction temperature. (c) For design aid only, not subject to production testing.





## **Typical Characteristics Q2 P-Channel**





## Typical Characteristics Q2 P-Channel (cont.)






= -2.1A

Capacitance v Drain-Source Voltage


Gate-Source Voltage v Gate Charge

#### **Test Circuits**




Current regulator **∐**≢ D.U.T

Basic gate charge waveform



Gate charge test circuit




Switching time waveforms

Switching time test circuit



# **Package Outline Dimensions**


Please see AP02002 at http://www.diodes.com/datasheets/ap02002.pdf for latest version.



SO-8					
Dim	Min	Max			
Α	1	1.75			
A1	0.10	0.20			
A2	1.30	1.50			
A3	0.15	0.25			
b	0.3	0.5			
D	4.85	4.95			
Е	5.90	6.10			
E1	3.85	3.95			
е	1.27 Typ				
h	-	0.35			
L	0.62	0.82			
θ	0°	8°			
All Di	All Dimensions in mm				

## **Suggested Pad Layout**

Please see AP02001 at http://www.diodes.com/datasheets/ap02001.pdf for the latest version.



Dimensions	Value (in mm)
Х	0.60
Y	1.55
C1	5.4
C2	1.27



#### **IMPORTANT NOTICE**

DIODES INCORPORATED MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).

Diodes Incorporated and its subsidiaries reserve the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. Diodes Incorporated does not assume any liability arising out of the application or use of this document or any product described herein; neither does Diodes Incorporated convey any license under its patent or trademark rights, nor the rights of others. Any Customer or user of this document or products described herein in such applications shall assume all risks of such use and will agree to hold Diodes Incorporated and all the companies whose products are represented on Diodes Incorporated website, harmless against all damages.

Diodes Incorporated does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel. Should Customers purchase or use Diodes Incorporated products for any unintended or unauthorized application, Customers shall indemnify and hold Diodes Incorporated and its representatives harmless against all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application.

Products described herein may be covered by one or more United States, international or foreign patents pending. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks.

This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes Incorporated.

#### LIFE SUPPORT

Diodes Incorporated products are specifically not authorized for use as critical components in life support devices or systems without the express written approval of the Chief Executive Officer of Diodes Incorporated. As used herein:

- A. Life support devices or systems are devices or systems which:
  - 1. are intended to implant into the body, or
  - 2. support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in significant injury to the user.
- B. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or to affect its safety or effectiveness.

Customers represent that they have all necessary expertise in the safety and regulatory ramifications of their life support devices or systems, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of Diodes Incorporated products in such safety-critical, life support devices or systems, notwithstanding any devices- or systems-related information or support that may be provided by Diodes Incorporated. Further, Customers must fully indemnify Diodes Incorporated and its representatives against any damages arising out of the use of Diodes Incorporated products in such safety-critical, life support devices or systems.

Copyright © 2013, Diodes Incorporated

www.diodes.com