

Si5345/44/42 Rev D Data Sheet

10-Channel, Any-Frequency, Any-Output Jitter Attenuator/ Clock Multiplier


These jitter attenuating clock multipliers combine fourth-generation DSPLL[™] and MultiSynth[™] technologies to enable any-frequency clock generation and jitter attenuation for applications requiring the highest level of jitter performance. These devices are programmable via a serial interface with in-circuit programmable non-volatile memory (NVM) so they always power up with a known frequency configuration. They support free-run, synchronous, and holdover modes of operation, and offer both automatic and manual input clock switching. The loop filter is fully integrated on-chip, eliminating the risk of noise coupling associated with discrete solutions. Furthermore, the jitter attenuation bandwidth is digitally programmable, providing jitter performance optimization at the application level. Programming the Si5345/44/42 is easy with Silicon Labs' ClockBuilder Pro[™] software. Factory preprogrammed devices are also available.

Applications:

- · OTN muxponders and transponders
- 10/40/100 G networking line cards
- GbE/10 GbE/100 GbE Synchronous Ethernet (ITU-T G.8262)
- · Carrier Ethernet switches
- SONET/SDH line cards
- · Broadcast video
- · Test and measurement
- ITU-T G.8262 (SyncE) compliant

KEY FEATURES

- Generates any combination of output frequencies from any input frequency
- · Ultra-low jitter of 90 fs rms
- · External Crystal: 25 to 54 MHz
- · Input frequency range
 - Differential: 8 kHz to 750 MHz
 - · LVCMOS: 8 kHz to 250 MHz
- · Output frequency range
- · Differential: 100 Hz to 1028 MHz
- LVCMOS: 100 Hz to 250 MHz
- Meets G.8262 EEC Option 1, 2 (SyncE)
- Highly configurable outputs compatible with LVDS, LVPECL, LVCMOS, CML, and HCSL with programmable signal amplitude
- Si5345: 4 input, 10 output, 64-QFN 9×9 mm
- Si5344: 4 input, 4 output, 44-QFN 7×7 mm
- Si5342: 4 input, 2 output, 44-QFN 7×7 mm



1. Features List

The Si5345/44/42 Rev D features are listed below:

- Generates any combination of output frequencies from any input frequency
- · Ultra-low jitter of 90 fs rms
- · Input frequency range
 - Differential: 8 kHz–750 MHzLVCMOS: 8 kHz–250 MHz
- · Output frequency range
 - Differential: 100 Hz to 1028 MHzLVCMOS: 100 Hz to 250 MHz
- Programmable jitter attenuation bandwidth: 0.1 Hz to 4 kHz
- Meets G.8262 EEC Option 1, 2 (SyncE)
- Highly configurable outputs compatible with LVDS, LVPECL, LVCMOS, CML, and HCSL with programmable signal amplitude
- Status monitoring (LOS, OOF, LOL)
- · Hitless input clock switching: automatic or manual
- · Locks to gapped clock inputs
- · Free-run and holdover modes


- · Optional zero delay mode
- · Fastlock feature for low nominal bandwidths
- · Glitchless on the fly output frequency changes
- DCO mode: as low as 0.001 ppb step size
- · Core voltage
 - V_{DD}: 1.8 V ±5%
 - V_{DDA}: 3.3 V ±5%
- · Independent output clock supply pins
 - 3.3 V, 2.5 V, or 1.8 V
- Serial interface: I²C or SPI
- In-circuit programmable with non-volatile OTP memory
- · ClockBuilder Pro software simplifies device configuration
- Si5345: 4 input, 10 output, 64-QFN 9×9 mm
- Si5344: 4 input, 4 output, 44-QFN 7×7 mm
- Si5342: 4 input, 2 output, 44-QFN 7×7 mm
- Temperature range: -40 to +85 °C
- · Pb-free, RoHS-6 compliant

2. Ordering Guide

Ordering Part Number (OPN)	Number of Input/ Output Clocks	Output Clock Frequency Range (MHz)	Supported Frequency Synthesis Modes	Package	Temperature Range
Si5345					
Si5345A-D-GM ^{1, 2}		0.001 to 1028 MHz	Integer and		
Si5345B-D-GM ^{1, 2}	140	0.001 to 350 MHz	Fractional	64-QFN	40.105.00
Si5345C-D-GM ^{1, 2}	4/10	0.001 to 1028 MHz	1.1	9×9 mm	–40 to 85 °C
Si5345D-D-GM ^{1, 2}		0.001 to 350 MHz	Integer Only		
Si5344					
Si5344A-D-GM ^{1, 2}		0.001 to 1028 MHz	Integer and		
Si5344B-D-GM ^{1, 2}]	0.001 to 350 MHz	Fractional	44-QFN	40 to 05 °C
Si5344C-D-GM ^{1, 2}	4/4	0.001 to 1028 MHz		7×7 mm	−40 to 85 °C
Si5344D-D-GM ^{1, 2}		0.001 to 350 MHz	Integer Only		
Si5342			I		
Si5342A-D-GM ^{1, 2}		0.001 to 1028 MHz	Integer and		
Si5342B-D-GM ^{1, 2}	1	0.001 to 350 MHz	Fractional	44-QFN	
Si5342C-D-GM ^{1, 2}	4/2	0.001 to 1028 MHz		7×7 mm	−40 to 85 °C
Si5342D-D-GM ^{1, 2}	-	0.001 to 350 MHz	Integer Only		
Si5345/44/42-D-EVB					
Si5345-D-EVB					
Si5344-D-EVB	<u> </u>			Evaluation Board	_
Si5342-D-EVB					

Notes:

- 1. Add an R at the end of the OPN to denote tape and reel ordering options.
- 2. Custom, factory preprogrammed devices are available. Ordering part numbers are assigned by Silicon Labs and the ClockBuilder Pro software utility. Custom part number format is "Si5345A-Dxxxxx-GM" where "xxxxx" is a unique numerical sequence representing the preprogrammed configuration.



^{*}See Ordering Guide table for current product revision

Figure 2.1. Ordering Part Number Fields

^{** 5} digits; assigned by ClockBuilder Pro

3. Functional Description

The Si5345's internal DSPLL provides jitter attenuation and any-frequency multiplication of the selected input frequency. Fractional input dividers (P) allow the DSPLL to perform hitless switching between input clocks (INx) that are fractionally related. Input switching is controlled manually or automatically using an internal state machine. The oscillator circuit (OSC) provides a frequency reference which determines output frequency stability and accuracy while the device is in free-run or holdover mode. The high-performance MultiSynth dividers (N) generate integer or fractionally related output frequencies for the output stage. A crosspoint switch connects any of the MultiSynth generated frequencies to any of the outputs. Additional integer division (R) determines the final output frequency.

3.1 Frequency Configuration

The frequency configuration of the DSPLL is programmable through the serial interface and can also be stored in non-volatile memory. The combination of fractional input dividers (P_n/P_d) , fractional frequency multiplication (M_n/M_d) , fractional output MultiSynth division (N_n/N_d) , and integer output division (R_n) allows the generation of virtually any output frequency on any of the outputs. All divider values for a specific frequency plan are easily determined using the ClockBuilder Pro utility.

3.2 DSPLL Loop Bandwidth

The DSPLL loop bandwidth determines the amount of input clock jitter attenuation. Register configurable DSPLL loop bandwidth settings in the range of 0.1 Hz to 4 kHz are available for selection. Since the loop bandwidth is controlled digitally, the DSPLL will always remain stable with less than 0.1 dB of peaking regardless of the loop bandwidth selection.

3.3 Fastlock Feature

Selecting a low DSPLL loop bandwidth (e.g. 0.1 Hz) will generally lengthen the lock acquisition time. The fastlock feature allows setting a temporary Fastlock Loop Bandwidth that is used during the lock acquisition process. Higher fastlock loop bandwidth settings will enable the DSPLLs to lock faster. Fastlock Loop Bandwidth settings of in the range of 100 Hz to 4 kHz are available for selection. The DSPLL will revert to its normal loop bandwidth once lock acquisition has completed.

3.4 Modes of Operation

Once initialization is complete the DSPLL operates in one of four modes: Free-run Mode, Lock Acquisition Mode, Locked Mode, or Holdover Mode. A state diagram showing the modes of operation is shown in Figure 3.1 Modes of Operation on page 5. The following sections describe each of these modes in greater detail.

3.4.1 Initialization and Reset

Once power is applied, the device begins an initialization period where it downloads default register values and configuration data from NVM and performs other initialization tasks. Communicating with the device through the serial interface is possible once this initialization period is complete. No clocks will be generated until the initialization is complete. There are two types of resets available. A hard reset is functionally similar to a device power-up. All registers will be restored to the values stored in NVM, and all circuits including the serial interface will be restored to their initial state. A hard reset is initiated using the RSTb pin or by asserting the hard reset register bit. A soft reset bypasses the NVM download. It is simply used to initiate register configuration changes.




Figure 3.1. Modes of Operation

3.4.2 Freerun Mode

The DSPLL will automatically enter freerun mode once power is applied to the device and initialization is complete. The frequency accuracy of the generated output clocks in freerun mode is entirely dependent on the frequency accuracy of the external crystal or reference clock on the XA/XB pins. For example, if the crystal frequency is ±100 ppm, then all the output clocks will be generated at their configured frequency ±100 ppm in freerun mode. Any drift of the crystal frequency will be tracked at the output clock frequencies. A TCXO or OCXO is recommended for applications that need better frequency accuracy and stability while in freerun or holdover modes.

3.4.3 Lock Acquisition Mode

The device monitors all inputs for a valid clock. If at least one valid clock is available for synchronization, the DSPLL will automatically start the lock acquisition process. If the fast lock feature is enabled, the DSPLL will acquire lock using the Fastlock Loop Bandwidth setting and then transition to the DSPLL Loop Bandwidth setting when lock acquisition is complete. During lock acquisition the outputs will generate a clock that follows the VCO frequency change as it pulls in to the input clock frequency.

3.4.4 Locked Mode

Once locked, the DSPLL will generate output clocks that are both frequency and phase locked to their selected input clocks. At this point, any XTAL frequency drift will not affect the output frequency. A loss of lock pin (LOL) and status bit indicate when lock is achieved. See 3.8.4 LOL Detection for more details on the operation of the loss-of-lock circuit.

3.4.5 Holdover Mode

The DSPLL will automatically enter holdover mode when the selected input clock becomes invalid and no other valid input clocks are available for selection. The DSPLL uses an averaged input clock frequency as its final holdover frequency to minimize the disturbance of the output clock phase and frequency when an input clock suddenly fails. The holdover circuit for the DSPLL stores up to 120 seconds of historical frequency data while locked to a valid clock input. The final averaged holdover frequency value is calculated from a programmable window within the stored historical frequency data. Both the window size and the delay are programmable as shown in the figure below. The window size determines the amount of holdover frequency averaging. The delay value allows ignoring frequency data that may be corrupt just before the input clock failure.




Figure 3.2. Programmable Holdover Window

When entering holdover, the DSPLL will pull its output clock frequency to the calculated averaged holdover frequency. While in holdover, the output frequency drift is entirely dependent on the external crystal or external reference clock connected to the XA/XB pins. If the clock input becomes valid, the DSPLL will automatically exit the holdover mode and re-acquire lock to the new input clock. This process involves pulling the output clock frequency to achieve frequency and phase lock with the input clock. This pull-in process is glitchless and its rate is controlled by the DSPLL or the Fastlock bandwidth.

The DSPLL output frequency when exiting holdover can be ramped (recommend). Just before the exit is initiated, the difference between the current holdover frequency and the new desired frequency is measured. Using the calculated difference and a user-selectable ramp rate, the output is linearly ramped to the new frequency. The ramp rate can be 0.2 ppm/s, 40,000 ppm/s, or any of about 40 values in between. The DSPLL loop BW does not limit or affect ramp rate selections (and vice versa). CBPro defaults to ramped exit from holdover. The same ramp rate settings are used for both exit from holdover and ramped input switching. For more information on ramped input switching, see 3.7.4 Ramped Input Switching.

Note: If ramped holdover exit is not selected, the holdover exit is governed either by (1) the DSPLL loop BW or (2) a user-selectable holdover exit BW.

3.5 External Reference (XA/XB)

An external crystal (XTAL) is used in combination with the internal oscillator (OSC) to produce an ultra low jitter reference clock for the DSPLL and for providing a stable reference for the free-run and holdover modes. A simplified diagram is shown in Figure 3.3 Crystal Resonator and External Reference Clock Connection Options on page 7. The device includes internal XTAL loading capacitors which eliminates the need for external capacitors and also has the benefit of reduced noise coupling from external sources. Refer to Table 5.12 Crystal Specifications on page 36 for crystal specifications. A crystal in the range of 48 MHz to 54 MHz is recommended for best jitter performance. Frequency offsets due to CL mismatch can be adjusted using the frequency adjustment feature which allows frequency adjustments of ±200 ppm. The Si5345/44/42 Family Reference Manual provides additional information on PCB layout recommendations for the crystal to ensure optimum jitter performance.

To achieve optimal jitter performance and minimize BOM cost, a crystal is recommended on the XA/XB reference input. For SyncE line card PLL applications (e.g. loop bandwidth set to 0.1 Hz), a TCXO is required on the XA/XB reference to minimize wander and to provide a stable holdover reference. See the Si5345/44/42 Family Reference Manual for more information. Selection between the external XTAL or REFCLK is controlled by register configuration. The internal crystal loading capacitors (CL) are disabled in the REFCLK mode. Refer to Table 5.3 Input Clock Specifications on page 25 for REFCLK requirements when using this mode. A PREF divider is available to accommodate external clock frequencies higher than 54 MHz. Frequencies in the range of 48 MHz to 54 MHz will achieve the best output jitter performance.

3.6 Digitally Controlled Oscillator (DCO) Mode

The output MultiSynths support a DCO mode where their output frequencies are adjustable in predefined steps defined by frequency step words (FSW). The frequency adjustments are controlled through the serial interface or by pin control using frequency increment (FINC) or decrement (FDEC). A FINC will add the frequency step word to the DSPLL output frequency, while a FDEC will decrement it. Any number of MultiSynths can be updated at once or independently controlled. The DCO mode is available when the DSPLL is operating in either free-run or locked mode.




Figure 3.3. Crystal Resonator and External Reference Clock Connection Options

3.7 Inputs (IN0, IN1, IN2, IN3)

There are four inputs that can be used to synchronize the DSPLL. The inputs accept both differential and single-ended clocks. Input selection can be manual (pin or register controlled) or automatic with user definable priorities.

3.7.1 Manual Input Switching (IN0, IN1, IN2, IN3)

Input clock selection can be made manually using the IN_SEL[1:0] pins or through a register. A register bit determines input selection as pin selectable or register selectable. The IN_SEL pins are selected by default. If there is no clock signal on the selected input, the device will automatically enter free-run or holdover mode. When the zero delay mode is enabled, IN3 becomes the feedback input (FB IN) and is not available for selection as a clock input.

Table 3.1. Manual Input Selection Using IN_SEL[1:0] Pins

IN_SE	IN_SEL[1:0]		d Input
		Zero Delay Mode Disabled	Zero Delay Mode Enabled
0	0	IN0	IN0
0	1	IN1	IN1
1	0	IN2	IN2
1	1	IN3	Reserved

3.7.2 Automatic Input Selection (IN0, IN1, IN2, IN3)

An automatic input selection state machine is available in addition to the manual switching option. In automatic mode, the selection criteria is based on input clock qualification, input priority, and the revertive option. Only input clocks that are valid can be selected by the automatic clock selection state machine. If there are no valid input clocks available the DSPLL will enter the holdover mode. With revertive switching enabled, the highest priority input with a valid input clock is always selected. If an input with a higher priority becomes valid then an automatic switchover to that input will be initiated. With non-revertive switching, the active input will always remain selected while it is valid. If it becomes invalid an automatic switchover to a valid input with the highest priority will be initiated.

3.7.3 Hitless Input Switching

Hitless switching is a feature that prevents a phase offset from propagating to the output when switching between two clock inputs that have a fixed phase relationship. A hitless switch can only occur when the two input frequencies are frequency locked meaning that they have to be exactly at the same frequency, or at a fractional frequency relationship to each other. When hitless switching is enabled, the DSPLL simply absorbs the phase difference between the two input clocks during a input switch. When disabled, the phase difference between the two inputs is propagated to the output at a rate determined by the DSPLL Loop Bandwidth. The hitless switching feature supports clock frequencies down to the minimum input frequency of 8 kHz.

3.7.4 Ramped Input Switching

When switching between two plesiochronous input clocks (i.e., the frequencies are "almost the same" but not quite), ramped input switching should be enabled to ensure a smooth transition between the two inputs. Ramped input switching avoids frequency transients and overshoot when switching between frequencies and so is the default switching mode in CBPro. The feature should be turned off when switching between input clocks that are always frequency locked (i.e., are always the same exact frequency). The same ramp rate settings are used for both holdover exit and clock switching. For more information on ramped exit from holdover see 3.4.5 Holdover Mode.


3.7.5 Glitchless Input Switching

The DSPLL has the ability of switching between two input clock frequencies that are up to ±500 ppm apart. The DSPLL will pull-in to the new frequency using the DSPLL Loop Bandwidth or using the Fastlock Loop Bandwidth if enabled. The loss of lock (LOL) indicator will assert while the DSPLL is pulling-in to the new clock frequency. There will be no abrupt phase change at the output during the transition.


3.7.6 Input Configuration and Terminations

Each of the inputs can be configured as differential or single-ended LVCMOS. The recommended input termination schemes are shown in Figure 14. Differential signals must be ac-coupled, while single-ended LVCMOS signals can be ac or dc-coupled. Unused inputs can be disabled and left unconnected when not in use.


Standard AC Coupled Differential LVDS



Standard AC Coupled Differential LVPECL



Standard AC Coupled Single Ended



Pulsed CMOS DC Coupled Single Ended




Figure 3.4. Termination of Differential and LVCMOS Input Signals

3.7.7 Synchronizing to Gapped Input Clocks

The DSPLL supports locking to an input clock that has missing periods. This is also referred to as a gapped clock. The purpose of gapped clocking is to modulate the frequency of a periodic clock by selectively removing some of its cycles. Gapping a clock severely increases its jitter so a phase-locked loop with high jitter tolerance and low loop bandwidth is required to produce a low-jitter periodic clock. The resulting output will be a periodic non-gapped clock with an average frequency of the input with its missing cycles. For example, an input clock of 100 MHz with one cycle removed every 10 cycles will result in a 90 MHz periodic non-gapped output clock. This is shown in the following figure. For more information on gapped clocks, see "AN561: Introduction to Gapped Clocks and PLLs".




Figure 3.5. Generating an Averaged Clock Output Frequency from a Gapped Clock Input

A valid gapped clock input must have a minimum frequency of 10 MHz with a maximum of two missing cycles out of every eight. Locking to a gapped clock will not trigger the LOS, OOF, and LOL fault monitors. Clock switching between gapped clocks may violate the hitless switching specification in Table 5.8 Performance Characteristics on page 31 when the switch occurs during a gap in either input clock.

3.8 Fault Monitoring

All four input clocks (IN0, IN1, IN2, IN3/FB_IN) are monitored for loss of signal (LOS) and out-of-frequency (OOF) as shown in the figure below. The reference at the XA/XB pins is also monitored for LOS since it provides a critical reference clock for the DSPLL. There is also a Loss Of Lock (LOL) indicator which is asserted when the DSPLL loses synchronization.




Figure 3.6. Si5345/44/42 Fault Monitors

3.8.1 Input LOS Detection

The loss of signal monitor measures the period of each input clock cycle to detect phase irregularities or missing clock edges. Each of the input LOS circuits has its own programmable sensitivity which allows ignoring missing edges or intermittent errors. Loss of signal sensitivity is configurable using the ClockBuilder Pro utility.

The LOS status for each of the monitors is accessible by reading a status register. The live LOS register always displays the current LOS state and a sticky register always stays asserted until cleared. An option to disable any of the LOS monitors is also available.




Figure 3.7. LOS Status Indicators

3.8.2 XA/XB LOS Detection

A LOS monitor is available to ensure that the external crystal or reference clock is valid. By default the output clocks are disabled when XAXB_LOS is detected. This feature can be disabled such that the device will continue to produce output clocks when XAXB_LOS is detected.

3.8.3 OOF Detection

Each input clock is monitored for frequency accuracy with respect to a OOF reference which it considers as its "0_ppm" reference. This OOF reference can be selected as either:

- · XA/XB pins
- · Any input clock (IN0, IN1, IN2, IN3)

The final OOF status is determined by the combination of both a precise OOF monitor and a fast OOF monitor as shown in the figure below. An option to disable either monitor is also available. The live OOF register always displays the current OOF state, and its sticky register bit stays asserted until cleared.




Figure 3.8. OOF Status Indicator

3.8.3.1 Precision OOF Monitor

The precision OOF monitor circuit measures the frequency of all input clocks to within $\pm 1/16$ ppm accuracy with respect to the selected OOF frequency reference. A valid input clock frequency is one that remains within the OOF frequency range which is register configurable up to ± 500 ppm in steps of 1/16 ppm. A configurable amount of hysteresis is also available to prevent the OOF status from toggling at the failure boundary. An example is shown in the figure below. In this case, the OOF monitor is configured with a valid frequency range of ± 6 ppm and with 2 ppm of hysteresis. An option to use one of the input pins (IN0–IN3) as the 0 ppm OOF reference instead of the XA/XB pins is available. This option is register configurable.




Figure 3.9. Example of Precise OOF Monitor Assertion and Deassertion Triggers

3.8.3.2 Fast OOF Monitor

Because the precision OOF monitor needs to provide 1/16 ppm of frequency measurement accuracy, it must measure the monitored input clock frequencies over a relatively long period of time. This may be too slow to detect an input clock that is quickly ramping in frequency. An additional level of OOF monitoring called the Fast OOF monitor runs in parallel with the precision OOF monitors to quickly detect a ramping input frequency. The Fast OOF monitor asserts OOF on an input clock frequency that has changed by greater than ±4000 ppm.

3.8.4 LOL Detection

The Loss Of Lock (LOL) monitor asserts a LOL register bit when the DSPLL has lost synchronization with its selected input clock.

There is also a dedicated loss of lock pin that reflects the loss of lock condition. The LOL monitor functions by measuring the frequency difference between the input and feedback clocks at the phase detector. There are two LOL frequency monitors, one that sets the LOL indicator (LOL Set) and another that clears the indicator (LOL Clear). An optional timer is available to delay clearing of the LOL indicator to allow additional time for the DSPLL to completely lock to the input clock. The timer is also useful to prevent the LOL indicator from toggling or chattering as the DSPLL completes lock acquisition. A block diagram of the LOL monitor is shown in the figure below. The live LOL register always displays the current LOL state and a sticky register always stays asserted until cleared. The LOL pin reflects the current state of the LOL monitor.




Figure 3.10. LOL Status Indicators

The LOL frequency monitors have an adjustable sensitivity which is register configurable from 0.1 ppm to 10,000 ppm. Having two separate frequency monitors allows for hysteresis to help prevent chattering of LOL status.

An example configuration where LOCK is indicated when there is less than 0.1 ppm frequency difference at the inputs of the phase detector and LOL is indicated when there's more than 1 ppm frequency difference is shown in the following figure.




Figure 3.11. LOL Set and Clear Thresholds

Note: In this document, the terms, LVDS and LVPECL, refer to driver formats that are compatible with these signaling standards.

An optional timer is available to delay clearing of the LOL indicator to allow additional time for the DSPLL to completely lock to the input clock. The timer is also useful to prevent the LOL indicator from toggling or chattering as the DSPLL completes lock acquisition. The configurable delay value depends on frequency configuration and loop bandwidth of the DSPLL and is automatically calculated using the ClockBuilder Pro utility.

3.8.5 Interrupt Pin (INTRb)

An interrupt pin (INTRb) indicates a change in state of the status indicators (LOS, OOF, LOL, HOLD). Any of the status indicators are maskable to prevent assertion of the interrupt pin. The state of the INTRb pin is reset by clearing the status register that caused the interrupt.

3.9 Outputs

Each driver has a configurable voltage swing and common mode voltage covering a wide variety of differential signal formats. In addition to supporting differential signals, any of the outputs can be configured as single-ended LVCMOS (3.3 V, 2.5 V, or 1.8 V) providing up to 20 single-ended outputs, or any combination of differential and single-ended outputs.

3.9.1 Output Crosspoint

A crosspoint allows any of the output drivers to connect with any of the MultiSynths as shown in the figure below. The crosspoint configuration is programmable and can be stored in NVM so that the desired output configuration is ready at power up.




Figure 3.12. MultiSynth to Output Driver Crosspoint

3.9.2 Output Signal Format

The differential output swing and common mode voltage are both fully programmable covering a wide variety of signal formats including LVDS and LVPECL. In addition to supporting differential signals, any of the outputs can be configured as LVCMOS (3.3 V, 2.5 V, or 1.8 V) drivers providing up to 20 single-ended outputs, or any combination of differential and single-ended outputs.

3.9.3 Differential Output Terminations

The differential output drivers support both ac-coupled and dc-coupled terminations as shown in the figure below.

Note: In this document, the terms, LVDS and LVPECL, refer to driver formats that are compatible with these signaling standards.

DC Coupled LVDS/LVPECL VDDO = 3.3V, 2.5V, 1.8V OUTx 100 OUTxb **AC Coupled LVPECL** VDD - 1.3V Si5345/44/42 $V_{DDO} = 3.3V, 2.5V$ AC Coupled LVDS/LVPECL V_{DDO} = 3.3V, 2.5V, 1.8V 50 Si5345/44/42 OUTx 100 OUTxb Internally Si5345/44/42 self-biased

Figure 3.13. Supported Differential Output Terminations

3.9.4 LVCMOS Output Terminations

LVCMOS outputs are dc-coupled, as shown in the following figure.

DC Coupled LVCMOS




Figure 3.14. LVCMOS Output Terminations

3.9.5 Programmable Common Mode Voltage For Differential Outputs

The common mode voltage (V_{CM}) for the differential modes are programmable so that LVDS specifications can be met and for the best signal integrity with different supply voltages. When dc coupling the output driver, it is essential that the receiver have a relatively high common mode impedance so that the common mode current from the output driver is very small.

3.9.6 LVCMOS Output Impedance Selection

Each LVCMOS driver has a configurable output impedance to accommodate different trace impedances. A source termination resistor is recommended to help match the selected output impedance to the trace impedance, where Rs = Transmission line impedance – Z_O . There are three programmable output impedance selections (CMOS1, CMOS2, CMOS3) for each VDDO option as shown in the following table.

Table 3.2. Typical Output Impedance (Z_S)

VDDO	CMOS Drive Selections					
	OUTx_CMOS_DRV = 1	OUTx_CMOS_DRV = 2	OUTx_CMOS_DRV = 3			
3.3 V	38 Ω	30 Ω	22 Ω			
2.5 V	43 Ω	35 Ω	24 Ω			
1.8 V	_	46 Ω	31 Ω			

3.9.7 LVCMOS Output Signal Swing

The signal swing (V_{OL}/V_{OH}) of the LVCMOS output drivers is set by the voltage on the VDDO pins. Each output driver has its own VDDO pin allowing a unique output voltage swing for each of the LVCMOS drivers.

3.9.8 LVCMOS Output Polarity

When a driver is configured as an LVCMOS output, it generates a clock signal on both pins (OUTx and OUTxb). By default, the clock on the OUTx pin is generated with the same polarity (in phase) as the clock on the OUTxb pin. The polarity of these clocks is configurable, enabling complementary clock generation and/or inverted polarity with respect to other output drivers.

3.9.9 Output Enable/Disable

The OEb pin provides a convenient method of disabling or enabling the output drivers. When the OEb pin is held high, all outputs are disabled. When held low, the outputs are enabled. Outputs in the enabled state can be individually disabled through register control.

3.9.10 Output Driver State When Disabled

The disabled state of an output driver is configurable as disable low or disable high.

3.9.11 Synchronous Output Disable Feature

The output drivers provide a selectable synchronous disable feature. Output drivers with this feature turned on will wait until a clock period has completed before the driver is disabled. This prevents unwanted runt pulses from occurring when disabling an output. When this feature is turned off, the output clock will disable immediately without waiting for the period to complete.

3.9.12 Output Skew Control ($\Delta t_0 - \Delta t_4$)

The Si5345/44/42 uses independent MultiSynth dividers ($N_0 - N_4$) to generate up to five unique frequencies to its ten outputs through a crosspoint switch. By default, all clocks are phase-aligned. A delay path ($\Delta t_0 - \Delta t_4$) associated with each of these dividers is available for applications that need a specific output skew configuration. This is useful for PCB trace length mismatch compensation. The resolution of the phase adjustment is approximately 0.28 ps per step, definable in a range of ± 9.14 ns. Phase adjustments are register-configurable. An example of generating two frequencies with unique configurable path delays is shown in the following figure.




Figure 3.15. Example of Independently-Configurable Path Delays

All phase delay values are restored to their default values after power-up, hard reset, or a reset using the RSTb pin. Phase delay default values can be written to NVM, allowing a custom phase offset configuration at power-up or after power-on reset, or after a hardware reset using the RSTb pin.

3.9.13 Zero Delay Mode

A zero delay mode is available for applications that require fixed and consistent minimum delay between the selected input and outputs. The zero delay mode is configured by opening the internal feedback loop through software configuration and closing the loop externally as shown in the figure below.

This helps to cancel out the internal delay introduced by the dividers, the crosspoint, the input, and the output drivers. Any one of the outputs can be fed back to the FB_IN pins, although using the output driver that achieves the shortest trace length will help to minimize the input-to-output delay. The OUT9 and FB_IN pins are recommended for the external feedback connection. The FB_IN input pins must be terminated and ac-coupled when zero delay mode is used. A differential external feedback path connection is necessary for best performance. Note that the hitless switching feature is not available when zero delay mode is enabled.




Figure 3.16. Si5345 Zero Delay Mode Setup

3.9.14 Output Divider (R) Synchronization

All the output R dividers are reset to a known state during the power-up initialization period. This ensures consistent and repeatable phase alignment across all output drivers. Resetting the device using the RSTb pin or asserting the hard reset bit will have the same result. Asserting the sync register bit provides another method of realigning the R dividers without resetting the device.

3.10 Power Management

Unused inputs and output drivers can be powered down when unused. Consult the Family Reference Manual and ClockBuilder Pro configuration utility for details.

3.11 In-Circuit Programming

The Si5345/44/42 is fully configurable using the serial interface (12 C or SPI). At power-up the device downloads its default register values from internal non-volatile memory (NVM). Application specific default configurations can be written into NVM allowing the device to generate specific clock frequencies at power-up. Writing default values to NVM is in-circuit programmable with normal operating power supply voltages applied to its V_{DD} and V_{DDA} pins. The NVM is two time writable. Once a new configuration has been written to NVM, the old configuration is no longer accessible. Refer to the Family Reference Manual for a detailed procedure for writing registers to NVM.

3.12 Serial Interface

Configuration and operation of the Si5345/44/42 is controlled by reading and writing registers using the I^2C or SPI interface. The I2C_SEL pin selects I^2C or SPI operation. Communication with both 3.3 V and 1.8 V host is supported. The SPI mode operates in either 4-wire or 3-wire. See the Family Reference Manual for details.

3.13 Custom Factory Preprogrammed Parts

For applications where a serial interface is not available for programming the device, custom pre-programmed parts can be ordered with a specific configuration written into NVM. A factory preprogrammed part will generate clocks at power-up. Custom, factory-preprogrammed devices are available. The ClockBuilder Pro custom part number wizard can be used to quickly and easily generate a custom part number for your configuration.

In less than three minutes, you will be able to generate a custom part number with a detailed data sheet addendum matching your design's configuration. Once you receive the confirmation email with the data sheet addendum, simply place an order with your local Silicon Labs sales representative. Samples of your preprogrammed device will typically ship in about two weeks.

3.14 Enabling Features and/or Configuration Settings Unavailable in ClockBuilder Pro for Factory Preprogrammed Devices

As with essentially all modern software utilities, ClockBuilder Pro is continually being updated and enhanced. By registering at www.si-labs.com, you will be notified about changes and their impact. This update process will ultimately enable ClockBuilder Pro users to access all features and register setting values documented in this data sheet and the Family Reference Manual.

However, if you must enable or access a feature or register setting value so that the device starts up with this feature or a register setting, but the feature or register setting is not yet available in CBPro, you must contact a Silicon Labs applications engineer for assistance. One example of this type of feature or custom setting is the customizable output amplitude and common voltages for the clock outputs. After careful review of your project file and requirements, the Silicon Labs applications engineer will email back your CBPro project file with your specific features and register settings enabled using what's referred to as the manual "settings override" feature of CBPro. "Override" settings to match your request(s) will be listed in your design report file. Examples of setting "overrides" in a CBPro design report are shown in the following table.

Table 3.3. Setting Overrides

Location	Name	Туре	Target	Dec Value	Hex Value
0x04535[0]	FORCE_HOLD	No NVM	N/A	1	0x1
0x0B48[0:4]	OOF_DIV_CLK_DIS	User	OPN&EVB	0	0x00

Once you receive the updated design file, simply open it in CBPro. The device will begin operation after startup with the values in the NVM file. The flowchart for this process is shown in the following figure.




Figure 3.17. Process for Requesting Non-Standard CBPro Features

Note: Contact Silicon Labs Technical Support at www.silabs.com/support/Pages/default.aspx.

4. Register Map

The register map is divided into multiple pages where each page has 256 addressable registers. Page 0 contains frequently accessible registers, such as alarm status, resets, device identification, etc. Other pages contain registers that need less frequent access such as frequency configuration, and general device settings. A high level map of the registers is shown in "6.2. High-Level Register Map". Refer to the Family Reference Manual for a complete list of register descriptions and settings. Silicon Labs strongly recommends using ClockBuilder Pro to create and manage register settings.

4.1 Addressing Scheme

The device registers are accessible using a 16-bit address that consists of an 8-bit page address plus an 8-bit register address. By default, the page address is set to 0x00. Changing to another page is accomplished by writing to the "Set Page Address" byte located at address 0x01 of each page.

4.2 High-Level Register Map

Table 4.1. High-Level Register Map

16-Bit	Address	Contont
8-bit Page Address	8-bit Register Address Range	Content
	00	Revision IDs
	01	Set Page Address
	02–0A	Device IDs
	0B-15	Alarm Status
	17–1B	INTR Masks
00	1C	Reset controls
	1D	FINC, FDEC Control Bits
	2B	SPI (3-Wire vs 4-Wire)
	2C-E1	Alarm Configuration
	E2-E4	NVM Controls
	FE	Device Ready Status
	01	Set Page Address
01	08–3A	Output Driver Controls
01	41–42	Output Driver Disable Masks
	FE	Device Ready Status
	01	Set Page Address
	02–05	XTAL Frequency Adjust
	08–2F	Input Divider (P) Settings
02	30	Input Divider (P) Update Bits
	47–6A	Output Divider (R) Settings
	6B-72	User Scratch Pad Memory
	FE	Device Ready Status

16-Bit <i>i</i>	Address	Content
8-bit Page Address	8-bit Register Address Range	Content
	01	Set Page Address
	02–37	MultiSynth Divider (N0–N4) Settings
	0C	MultiSynth Divider (N0) Update Bit
	17	MultiSynth Divider (N1) Update Bit
02	22	MultiSynth Divider (N2) Update Bit
03	2D	MultiSynth Divider (N3) Update Bit
	38	MultiSynth Divider (N4) Update Bit
	39–58	FINC/FDEC Settings N0-N4
	59–62	Output Delay (Δt) Settings
	FE	Device Ready Status
04	87	Zero Delay Mode Set Up
	0E-14	Fast Lock Loop Bandwidth
	15–1F	Feedback Divider (M) Settings
	2A	Input Select Control
05	2B	Fast Lock Control
05	2C-35	Holdover Settings
	36	Input Clock Switching Mode Select
	38–39	Input Priority Settings
	3F	Holdover History Valid Data
06–08	00-FF	Reserved
09	01	Set Page Address
	1C	Zero Delay Mode Settings
	43	Control I/O Voltage Select
	49	Input Settings
10-FF	00-FF	Reserved

5. Electrical Specifications

Table 5.1. Recommended Operating Conditions¹

 V_{DD} = 1.8 V ±5%, V_{DDA} = 3.3 V ±5%, T_A = -40 to 85 °C

Parameter	Symbol	Min	Тур	Max	Unit
Ambient Temperature	T _A	-40	25	85	°C
Junction Temperature	TJ _{MAX}	_	_	125	°C
Octo Osmalis Vallana	V _{DD}	1.71	1.80	1.89	V
Core Supply Voltage	V_{DDA}	3.14	3.30	3.47	V
		3.14	3.30	3.47	V
Clock Output Driver Supply Voltage	V _{DDO}	2.37	2.50	2.62	V
		1.71	1.80	1.89	V
Status Pin Supply Voltage	V _{DDS}	3.14	3.30	3.47	V
Otatus i iii Suppiy Voltage	- 5005	1.71	1.80	1.89	V

Note:

^{1.} All minimum and maximum specifications are guaranteed and apply across the recommended operating conditions. Typical values apply at nominal supply voltages and an operating temperature of 25 °C unless otherwise noted.

Table 5.2. DC Characteristics

 V_{DD} = 1.8 V ±5%, V_{DDA} = 3.3 V ±5%, V_{DDO} = 1.8 V ±5%, 2.5 V ±5%, or 3.3 V ±5%, T_A = -40 to 85 °C


Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Core Supply Current ^{1, 2, 3}			260	mA		
Core Supply Current, -, -	I _{DDA}		_	120	130	mA
		LVPECL Output ⁴		22	26	mA
		@ 156.25 MHz	_	22	20	
		LVDS Output ⁴		15	18	mA
		@ 156.25 MHz	_	15	10	IIIA
Output Buffer Supply Current	I _{DDOx}	3.3 V LVCMOS Output ⁵		22	30	mA
Output Buller Supply Current	XOטטי	@ 156.25 MHz	_	22	30	IIIA
		2.5 V LVCMOS Output ⁵		18	23	mA
		@ 156.25 MHz	_	10	25	IIIA
		1.8 V LVCMOS Output ⁵		12	16	mA
		@ 156.25 MHz	_	12	10	
		Si5345 ¹	_	900	1200	mW
Total Power Dissipation ⁶	P _d	Si5344 ²	_	730	1000	mW
		Si5342 ³	_	670	950	mW

Notes:

- 1. Si5345 test configuration: 7 x 2.5 V LVDS outputs enabled at 156.25 MHz. Excludes power in termination resistors.
- 2. Si5344 test configuration: 4 x 2.5 V LVDS outputs enabled at 156.25 MHz. Excludes power in termination resistors.
- 3. Si5342 test configuration: 2 x 2.5 V LVDS outputs enabled at 156.25 MHz. Excludes power in termination resistors.
- 4. Differential outputs terminated into an AC-coupled 100 Ω load.
- 5. LVCMOS outputs measured into a 6 inch 50 Ω PCB trace with 5 pF load. Measurements were made in CMOS3 mode.

Differential Output Test Configuration

LVCMOS Output Test Configuration



6. Detailed power consumption for any configuration can be estimated using ClockBuilder Pro when an evaluation board (EVB) is not available. All EVBs support detailed current measurements for any configuration.

Table 5.3. Input Clock Specifications

 V_{DD} = 1.8 V ±5%, V_{DDA} = 3.3 V ±5%, T_A = –40 to 85 $^{\circ}C$

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Standard Input Buffer with Dif	ferential or Sing	le-Ended - AC Coupled (IN	0/IN0, IN1/IN	1, IN2/IN2, IN	3/IN3, FB_IN	/FB_IN)
		Differential	0.008	_	750	MHz
Input Frequency Range	f _{IN}	All Single-ended signals	0.008		250	MHz
		(including LVCMOS)	0.000	_	250	IVII IZ
		Differential AC-coupled	100		1800	mVpp_se
		f _{IN} < 250 MHz	100	_	1000	ттурр_эс
Voltage Swing ¹	V _{IN}	Differential AC-coupled	225		1800	mVpp_se
Voltage Swing	V IN	250 MHz < f _{IN} < 750 MHz	223	_	1000	illvpp_se
		Single-ended AC-coupled	100		3600	m\/nn 00
		f _{IN} < 250 MHz	100	_	3600	mVpp_se
Slew Rate ^{2, 3}	SR		400	_	_	V/µs
Duty Cycle	DC		40	_	60	%
Input Capacitance	C _{IN}		_	0.3	_	pF
Input Resistance	R _{IN}		_	16	_	kΩ
Pulsed CMOS Input Buffer—D	C Coupled (IN0,	IN1, IN2, IN4) ³				
Input Frequency	f _{IN_PULSED_CM}		0.008	_	250	MHz
	V _{IL}		-0.2	_	0.4	V
Input Voltage	V _{IH}		0.8	_	_	V
Slew Rate ^{2, 3}	SR		400	_	_	V/µs
Duty Cycle	DC		40	_	60	%
Minimum Pulse Width	PW	Pulse Input	1.6	_	_	ns
Input Resistance	R _{IN}		_	8	_	kΩ
REFCLK (Applied to XA/XB)		,				
		Full operating range. Jitter performance may be reduced.	24.97	_	54.06	MHz
REFCLK Frequency	f _{IN_REF}	Range for best jitter.	48	_	54	MHz
	111_111_1	TCXO frequency for SyncE applications. Jitter performance may be re- duced.	_	40	_	MHz
Input Single-ended Voltage Swing	V _{IN_SE}		365	_	2000	mVpp_se
Input Differential Voltage Swing	V _{IN_DIFF}		365		2500	mVpp_diff
Slew Rate ^{2, 3}	SR		400	_	_	V/µs

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Input Duty Cycle	DC		40	_	60	%

Note:

1. Voltage swing is specified as single-ended mVpp.



- 2. Imposed for jitter performance.
- 3. Rise and fall times can be estimated using the following simplified equation: $tr/tf_{80-20} = ((0.8-0.2) \times V_{IN_Vpp_se})$ / SR. Pulsed CMOS mode is intended primarily for single-ended LVCMOS input clocks \leq 1 MHz that must be dc-coupled because they have a duty cycle significantly less than 50%. A typical application example is a low-frequency video frame sync pulse. Since the input thresholds (V_{IL} , V_{IH}) of this buffer are non-standard (0.4 and 0.8 V, respectively) refer to the input attenuator circuit for dc-coupled pulsed LVCMOS in the Family Reference Manual. Otherwise, for standard LVCMOS input clocks, use the Standard Differential or Single-Ended ac-coupled input mode.

Table 5.4. Control Input Pin Specifications

 V_{DD} = 1.8 V ±5%, V_{DDA} = 3.3 V ±5%, V_{DDS} = 3.3 V ±5%, 1.8 V ±5%, T_{A} = -40 to 85 °C

Parameter	Symbol	Symbol Test Condition		Тур	Max	Unit			
Si5345 Control Input Pins (I2C_SEL, IN_SEL[1:0], RSTb, OEb, A1, SCLK, A0/CSb, FINC, FDEC, SDA/SDIO)									
Input Voltage	V _{IL}		_	_	0.3 × V _{DDIO} 1	V			
Input Voltage	V _{IH}		0.7 × V _{DDIO} ¹	_	_	V			
Input Capacitance	C _{IN}		_	2	_	pF			
Input Resistance	R _{IN}		_	20	_	kΩ			
Minimum Pulse Width	PW	RSTb, FINC and FDEC	100	_	_	ns			
Update Rate	T _{UR}	FINC and FDEC	1	_	_	μs			
Si5344/42 Control Input Pins (I	2C_SEL, IN_SEL	[1:0], RSTb, OEb, A1, SCL	K, A0/CSb, SI	DA/SDIO)					
Innut Voltage	V _{IL}		_	_	0.3 × V _{DDIO} 1	V			
Input Voltage	V _{IH}		0.7 × V _{DDIO} ¹	_	_	V			
Input Capacitance	C _{IN}		_	2	_	pF			
Input Resistance	R _{IN}		_	20	_	kΩ			
Minimum Pulse Width	PW	RSTb	100	_	_	ns			

Note:

 V_{DDIO} is determined by the IO_VDD_SEL bit. It is selectable as V_{DDA} or V_{DD}. See the Family Reference Manual for more details on the proper register settings.

Table 5.5. Differential Clock Output Specifications

 V_{DD} = 1.8 V ±5%, V_{DDA} = 3.3 V ±5%, V_{DDO} = 1.8 V ±5%, 2.5 V ±5%, or 3.3 V ±5%, T_A = -40 to 85 °C

Parameter	Symbol	Test Con	dition	Min	Тур	Max	Unit
Si5342/44/45						•	
					_	720	MHz
Output Fraguency	f	MultiSynth	not used	733.33	_	800.00	MHz
Output Frequency	f _{OUT}			825	_	1028	MHz
		MultiSynt	h used	0.0001	_	720	MHz
		f _{OUT} < 40	0 MHz	48	_	52	%
Duty Cycle	DC	400 MHz < f _C	-	45	_	55	%
Output-Output Skew Using Same MultiSynth	T _{SKS}	Outputs o MultiSy	ynth	_	_	65	ps
		(Measured at	•				
Output-Output Skew Between MultiSynths	T _{SKD}	Outputs from different MultiSynths		_	_	90	ps
Detween Maideynths		,	(Measured at 712.5 MHz)				
OUT-OUTb Skew	TSK_OUT	Measured from to negative o			0	50	ps
Output Voltage Swing ¹	VOUT	V _{DDO} = 3.3 V, 2.5 V, 1.8 V	LVDS	350	430	510	mVpp_se
output voltage owing		V _{DDO} = 3.3 V, 2.5 V	LVPECL	640	750	900	mVpp_se
		\/ -22\/	LVDS	1.10	1.2	1.3	V
		V _{DDO} = 3.3 V	LVPECL	1.90	2.0	2.1	V
Common Mode Voltage ^{1, 2} (100 Ω load line-to-line)	VCM	V _{DDO} = 2.5 V	LVPECL LVDS	1.1	1.2	1.3	V
		V _{DDO} = 1.8 V	sub-LVDS	0.8	0.9	1.0	V
Rise and Fall Times (20% to 80%)	tR/tF			_	100	150	ps
Differential Output Impedance	ZO			_	100	_	Ω
		10 kHz sinus	oidal noise	_	-101	_	dBc
Power Supply Noise Rejec-	D077	100 kHz sinus	soidal noise	_	-96	_	dBc
tion ²	PSRR	500 kHz sinus	soidal noise	_	-99	_	dBc
		1 MHz sinuso	oidal noise	_	-97	_	dBc
0.1-1-1-10-13	VT 41.17	Si534	45	_	-72	_	dBc
Output-output Crosstalk ³	XTALK	Si5342	2/44	_	-88	_	dBc

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
						4

Notes:

1. Output amplitude and common-mode settings are programmable through register settings and can be stored in NVM. Each output driver can be programmed independently. Note that the maximum LVDS single-ended amplitude can be up to 110 mV higher than the TIA/EIA-644 maximum. Refer to the Si5345/44/42 Family Reference Manual for more suggested output settings. Not all combinations of voltage amplitude and common mode voltages settings are possible.



- 2. Measured for 156.25 MHz carrier frequency. 100 mVpp sinewave noise added to VDDO = 3.3 V and noise spur amplitude measured.
- 3. Measured across two adjacent outputs, both in LVDS mode, with the victim running at 155.52 MHz and the aggressor at 156.25 MHz. Refer to "AN862: Optimizing Si534x Jitter Performance in Next Generation Internet Infrastructure Systems" for guidance on crosstalk optimization. Note that all active outputs must be terminated when measuring crosstalk.

Table 5.6. LVCMOS Clock Output Specifications

 $V_{DD} = 1.8 \text{ V} \pm 5\%, V_{DDA} = 3.3 \text{ V} \pm 5\%, V_{DDO} = 1.8 \text{ V} \pm 5\%, 2.5 \text{ V} \pm 5\%, \text{ or } 3.3 \text{ V} \pm 5\%, T_A = -40 \text{ to } 85 \text{ °C}$

Parameter	Symbol	Test Condit	ion	Min	Тур	Max	Unit		
Output Frequency	f _{OUT}			0.0001	_	250	MHz		
Duty Cyala	DC	f _{OUT} <100 M	Hz	48	_	52	%		
Duty Cycle	DC	100 MHz < f _{OUT} <	250 MHz	45	_	55	%		
Output-to-Output Skew	T _{SK}	When outputs are on same MultSynth. F _{OUT} = 156.25 MHz		_	30	140	ps		
			V[_{DDO} = 3.3 V					
		OUTx_CMOS_DRV = 1	I _{OH} = -10 mA	V _{DDO} x 0.85	_	_	V		
		OUTx_CMOS_DRV = 2	I _{OH} = -12 mA	V _{DDO} x 0.85	_	_	V		
		OUTx_CMOS_DRV = 3	I _{OH} = -17 mA	V _{DDO} x 0.85	_	_	V		
			V _[_{DDO} = 2.5 V					
Output Voltage High ^{1, 2, 3}	V _{OH}	OUTx_CMOS_DRV = 1	I _{OH} = –6 mA	V _{DDO} x 0.85	_	_	V		
		OUTx_CMOS_DRV = 2	I _{OH} = –8 mA	V _{DDO} x 0.85	_	_	V		
		OUTx_CMOS_DRV = 3	I _{OH} = -11 mA	V _{DDO} x 0.85	_	_	V		
		V _{DDO} = 1.8 V							
		OUTx_CMOS_DRV = 2	I _{OH} = -4 mA	V _{DDO} x 0.85	_	_	V		
		OUTx_CMOS_DRV = 3	I _{OH} = –5 mA	V _{DDO} x 0.85	_	_	V		
			V _[_{DDO} = 3.3 V					
		OUTx_CMOS_DRV = 1	I _{OL} = 10 mA	_	_	V _{DDO} x 0.15	V		
		OUTx_CMOS_DRV = 2	I _{OL} = 12 mA	_	_	V _{DDO} x 0.15	V		
		OUTx_CMOS_DRV = 3	I _{OL} = 17 mA	_	_	V _{DDO} x 0.15	V		
			V _[_{DDO} = 2.5 V					
Output Voltage Low ^{1, 2, 3}	V _{OL}	OUTx_CMOS_DRV = 1	I _{OL} = 6 mA	_	_	V _{DDO} x 0.15	V		
		OUTx_CMOS_DRV = 2	I _{OL} = 8 mA	_	_	V _{DDO} x 0.15	V		
		OUTx_CMOS_DRV = 3	I _{OL} = 11 mA	_	_	V _{DDO} x 0.15	V		
			V _[_{DDO} = 1.8 V					
		OUTx_CMOS_DRV = 2	I _{OL} = 4 mA	_	_	V _{DDO} x 0.15	V		
		OUTx_CMOS_DRV = 3	I _{OL} = 5 mA	_	_	V _{DDO} x 0.15	V		
LVCMOS Rise and Fall		V _{DDO} = 3.3	V	_	400	600	ps		
Times ³	tr/tf	V _{DDO} = 2.5	V	_	450	600	ps		
(20% to 80%)		V _{DDO} = 1.8	V	_	550	750	ps		

Par	ameter S	Symbol	Test Condition	Min	Тур	Max	Unit
-----	----------	--------	----------------	-----	-----	-----	------

Note:

- 1. Driver strength is a register programmable setting and stored in NVM. Options are OUTx_CMOS_DRV = 1, 2, 3. Refer to the Family Reference Manual for more details on register settings.
- $2. I_{OL}/I_{OH}$ is measured at V_{OL}/V_{OH} as shown in the dc test configuration.
- 3. A series termination resistor (Rs) is recommended to help match the source impedance to a 50 Ω PCB trace. A 5 pF capacitive load is assumed. The LVCMOS outputs were set to OUTx_CMOS_DRV = 3, at 156.25 MHz.




Table 5.7. Output Status Pin Specifications

 V_{DD} = 1.8 V ±5%, V_{DDA} = 3.3 V ±5%, V_{DDS} = 3.3 V ±5%, 1.8 V ±5%, T_{A} = -40 to 85 °C

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit				
Si5345 Status Output Pins (LOLb, INTRb, SDA/SDIO ¹ , SDO)										
Output Voltage	V _{OH}	I _{OH} = -2 mA	V _{DDIO} ² x 0.85	_	_	V				
Output Voltage	V _{OL}	I _{OL} = 2 mA	_	_	V _{DDIO} ² x 0.15	V				
Si5344/42 Status Output Pins (I	NTRb, SDA/SDI	O1 ¹ , SDO)								
Outrout Voltage	V _{OH}	I _{OH} = -2 mA	V _{DDIO} ² x 0.85	_	_	V				
Output Voltage	V _{OL}	I _{OL} = 2 mA	_	_	V _{DDIO} ² x 0.15	V				
Si5344 Status Output Pins (LOI	b, LOS_XAXBb)								
Si5342 Status Output Pins (LOI	_b, LOS_XAXBb	, LOS0b, LOS1b, LOS2b, I	_OS3b)							
Output Voltage	V _{OH}	I _{OH} = -2 mA	V _{DDS} x 0.85	_	_	V				
Output Voltage	V _{OL}	I _{OL} = 2 mA	_	_	V _{DDS} x 0.15	V				

Notes:

- 1. The V_{OH} specification does not apply to the open-drain SDA/SDIO output when the serial interface is in I^2C mode or is unused with $I2C_SEL$ pulled high. VOL remains valid in all cases.
- 2. V_{DDIO} is determined by the IO_VDD_SEL bit. It is selectable as V_{DDA} or V_{DD}. See the Family Reference Manual for more details on the proper register settings.

Table 5.8. Performance Characteristics

 V_{DD} = 1.8 V ±5%, V_{DDA} = 3.3 V ±5%, T_A = –40 to 85 °C

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
VCO Frequency Range	F _{VCO}		13.5	_	14.4	GHz
PLL Loop Bandwidth Programming Range ¹	f_{BW}		0.1	_	4000	Hz
Initial Start-Up Time	t _{START}	Time from power-up to when the device generates free-running clocks	_	30	45	ms
PLL Lock Time ²	t _{ACQ}	f _{IN} = 19.44 MHz	_	280	300	ms
	t _{DELAY_frac}		_	0.28	_	ps
Output Delay Adjustment	t _{DELAY_int}	f _{VCO} = 14 GHz	_	71.4	_	ps
	t _{RANGE}		— ±9.14 — — 15	_	ns	
POR to Serial Interface Ready ³	t _{RDY}		_	_	15	ms
Jitter Peaking	J_{PK}	Measured with a frequency plan running a 25 MHz input, 25 MHz output, and a Loop Bandwidth of 4 Hz	_	_	0.1	dB
Jitter Tolerance	J _{TOL}	Compliant with G.8262 Options 1 and 2 Carrier Frequency = 10.3125 GHz Jitter Modulation Frequency = 10 Hz	_	3180	_	UI pk-pk
Maximum Phase Transient	•	Only valid for a single automatic switch between two input clocks at same frequency.	_	_	2.0	ns
During a Hitless Switch	^t switch	Only valid for a single manual switch between two input clocks at same frequency.	_	_	1.3	ns
Pull-in Range	ω_{P}		_	500	_	ppm

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
		Measured between a common 2 MHz input and 2 MHz output with different MultiSynths on the same unit. DSPLL BW = 4 kHz	_	_	1.8	ns
Input-to-Output Delay Variation	[†] IODELAY	Measured between a common 2 MHz input and 2 MHz output with different MultiSynths between units. DSPLL bandwidth = 4 kHz	-	_	2.0	ns
	tzdelay	Delay between reference and feedback input with both clocks at 10 MHz and same slew rate. Ref clock rise time must be <200 ps.	_	110	_	ps
D140 D1		Integer Mode 12 kHz to 20 MHz	_	90	145	fs rms
RMS Phase Jitter ⁴	J _{GEN}	Fractional Mode 12 kHz to 20 MHz	_	120	170	fs rms

Note:

- 1. Actual loop bandwidth might be lower; please refer to CBPro for actual value for your frequency plan.
- 2. Lock Time can vary significantly depending on several parameters, such as bandwidths, LOL tresholds, etc. For this case, lock time was measured with nominal and fastlock bandwidths set to 100 Hz, LOL set/clear thresholds of 6/0.6 ppm respectively, using INO as clock reference by removing the reference and enabling it again, then measuring the delta time between the first rising edge of the clock reference and the LOL indicator deassertion.
- 3. Measured as time from valid VDD/VDDA rails (90% of their value) to when the serial interface is ready to respond to commands.
- 4. Jitter generation test conditions: f_{IN} = 19.44 MHz, f_{OUT} = 156.25 MHz LVPECL, loop bandwidth = 100 Hz, F_{XTAL} = 48 MHz.

Table 5.9. I²C Timing Specifications (SCL,SDA)

			Standard Mode		Standard Mode Fast Mode		Mode	
Parameter	Symbol	Test Condition	100	kbps	400 kbps		Unit	
			Min	Max	Min	Max		
SCL Clock Frequency	f _{SCL}		_	100		400	kHz	
SMBus Timeout	_	When Timeout is Enabled	25	35	25	35	ms	
Hold time (Repeated) START condition	t _{HD:STA}		4.0	_	0.6	_	μs	
Low Period of the SCL Clock	t _{LOW}		4.7	_	1.3	_	μs	
HIGH Period of the SCL Clock	t _{HIGH}		4.0	_	0.6	_	μs	
Setup Time for a Repeated START Condition	t _{SU:STA}		4.7	_	0.6	_	μs	

				Standard Mode		Fast Mode	
Parameter	Symbol	Test Condition	100 kbps		400 kbps		Unit
			Min	Max	Min	Max	
Data Hold Time	t _{HD:DAT}		100	_	100	_	ns
Data Setup Time	t _{SU:DAT}		250	_	100	_	ns
Rise Time of both SDA and SCL Signals	t _r		_	1000	20	300	ns
Fall Time of both SDA and SCL Signals	t _f		_	300	_	300	ns
Setup Time for STOP Condition	t _{SU:STO}		4.0	_	0.6	_	μs
Bus Free Time between a STOP and START Condition	t _{BUF}		4.7	_	1.3	_	μѕ
Data Valid Time	t _{VD:DAT}		_	3.45	_	0.9	μs
Data Valid Acknowledge Time	t _{VD:ACK}		_	3.45	_	0.9	μs




Figure 5.1. I²C Serial Port Timing Standard and Fast Modes

Table 5.10. SPI Timing Specifications (4-Wire)

 V_{DD} = 1.8 V ±5%, V_{DDA} = 3.3V ±5%, T_A = –40 to 85 $^{\circ}C$

Parameter	Symbol	Min	Тур	Max	Unit
SCLK Frequency	f _{SPI}	_	_	20	MHz
SCLK Duty Cycle	T _{DC}	40	_	60	%
SCLK Period	T _C	50	_	_	ns
Delay Time, SCLK Fall to SDO Active	T _{D1}	_	12.5	18	ns
Delay Time, SCLK Fall to SDO	T _{D2}	_	10	15	ns
Delay Time, CSb Rise to SDO Tri-State	T _{D3}	_	10	15	ns
Setup Time, CSb to SCLK	T _{SU1}	5	_	_	ns
Hold Time, SCLK Fall to CSb	T _{H1}	5	_	_	ns
Setup Time, SDI to SCLK Rise	T _{SU2}	5	_	_	ns
Hold Time, SDI to SCLK Rise	T _{H2}	5	_	_	ns
Delay Time Between Chip Selects (CSb)	T _{CS}	2	_	_	T _C




Figure 5.2. 4-Wire SPI Serial Interface Timing

Table 5.11. SPI Timing Specifications (3-Wire)

 V_{DD} = 1.8 V ±5%, V_{DDA} = 3.3V ±5%, T_A = –40 to 85 $^{\circ}C$

Parameter	Symbol	Min	Тур	Max	Unit
SCLK Frequency	f _{SPI}	_	_	20	MHz
SCLK Duty Cycle	T _{DC}	40	_	60	%
SCLK Period	T _C	50	_	_	ns
Delay Time, SCLK Fall to SDIO Turn-on	T _{D1}	_	12.5	20	ns
Delay Time, SCLK Fall to SDIO Next-bit	T _{D2}	_	10	15	ns
Delay Time, CSb Rise to SDIO Tri-State	T _{D3}	_	10	15	ns
Setup Time, CSb to SCLK	T _{SU1}	5	_	_	ns
Hold Time, CSb to SCLK Fall	T _{H1}	5	_	_	ns
Setup Time, SDI to SCLK Rise	T _{SU2}	5	_	_	ns
Hold Time, SDI to SCLK Rise	T _{H2}	5	_	_	ns
Delay Time Between Chip Selects (CSb)	T _{CS}	2	_	_	T _C




Figure 5.3. 3-Wire SPI Serial Interface Timing

Table 5.12. Crystal Specifications

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Crystal Frequency Range	f _{XTAL}	Full operating range. Jitter performance may be reduced.	24.97	_	54.06	MHz
		Range for best jitter.	48	_	54	MHz
Load Capacitance	C _L		_	8	_	pF
Crystal Drive Level	dL		_	_	200	μW
Equivalent Series Resistance	r _{ESR}	Refer to the Si5345/44/42 Reference Manual to determine ESR and shunt capalitance.				shunt capac-
Shunt Capacitance	Co					

Note:

Table 5.13. Thermal Characteristics

Parameter	Symbol	Test Condition ¹	Value	Unit
Si5345-64QFN	'			
Thermal Resistance		Still Air	22	°C/W
Junction to Ambient	θ_{JA}	Air Flow 1 m/s	19.4	°C/W
direction to Ambient		Air Flow 2 m/s	18.3	°C/W
Thermal Resistance	0		0.5	0000
Junction to Case	$\theta_{ m JC}$		9.5	°C/W
Thermal Resistance	θ_{JB}		9.4	°C/W
Junction to Board	Ψ_{JB}		9.3	°C/W
Thermal Resistance			0.0	0000
Junction to Top Center	Ψ_{JT}		0.2	°C/W
Si5344, Si5342-44QFN				1
The second Description of		Still Air	22.3	°C/W
Thermal Resistance	θ_{JA}	Air Flow 1 m/s	19.4	°C/W
Junction to Ambient		Air Flow 2 m/s	18.4	°C/W
Thermal Resistance	Δ.		40.0	°C 0.04
Junction to Case	$\theta_{ m JC}$		10.9	°C/W
Thermal Resistance	θ_{JB}		9.3	°C/W
Junction to Board	Ψ_{JB}		9.2	°C/W
Thermal Resistance				0.00
Junction to Top Center	Ψ_{JT}		0.23	°C/W
Motor		_ I		

^{1.} Refer to the Si5345/44/42 Reference Manual for recommended 48 to 54 MHz crystals. The Si5345/44/42 are designed to work with crystals that meet these specifications.

^{1.} Based on PCB Dimension: 3" x 4.5" PCB Thickness: 1.6 mm, PCB Land/Via: 36, Number of Cu Layers: 4

Table 5.14. Absolute Maximum Ratings 1, 2, 3

Parameter	Symbol	Test Condition	Value	Unit
	V_{DD}		-0.5 to 3.8	V
DO Comple Weller	V_{DDA}		-0.5 to 3.8	V
DC Supply Voltage	V_{DDO}		-0.5 to 3.8	V
	V _{DDS}		-0.5 to 3.8	V
	V _{I1} ⁴	IN0-IN3/FB_IN	-0.85 to 3.8	V
Input Voltage Range	V _{I2}	IN_SEL1, IN_SEL0, RSTb, OEb, I2C_SEL, FINC, FDEC, SDI, SCLK, A0/CSb, A1, SDA/SDIO	-0.5 to 3.8	V
	V _{I3}	XA/XB	-0.5 to 2.7	V
Latch-up Tolerance	LU		JESD78 (Compliant
ESD Tolerance	НВМ	100 pF, 1.5 kΩ	2.0	kV
Storage Temperature Range	T _{STG}		-55 to 150	°C
Maximum Junction Temperature in Operation	T _{JCT}		125	°C
Soldering Temperature (Pb-free profile) ⁵	Т _{РЕАК}		260	°C
Soldering Temperature Time at T _{PEAK} (Pb-free profile) ⁵	T _P		20–40	s

- 1. Permanent device damage may occur if the absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions as specified in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- 2.64-QFN and 44-QFN packages are RoHS-6 compliant.
- 3. Moisture sensitivity level is MSL2. For more packaging information, go to the Silicon Labs RoHS information page.
- 4. The minimum voltage at these pins can be as low as -1.0 V when an ac input signal of 8 kHz or greater is applied. See Table 5.3 Input Clock Specifications on page 25 for single-ended ac-coupled f_{IN} < 250 MHz.
- 5. The device is compliant with JEDEC J-STD-020.

6. Typical Application Schematic




Figure 6.1. 10G Ethernet Data Center Switch and Compute Blade Schematic

7. Detailed Block Diagrams




Figure 7.1. Si5345 Block Diagram




Figure 7.2. Si5344 Block Diagram




Figure 7.3. Si5342 Block Diagram

8. Typical Operating Characteristics

The phase noise plots below were taken under the following conditions: V_{DD} = 1.8 V; V_{DDA} = 3.3 V; V_{DDS} = 3.3 V, 1.8 V; T_{A} = 25 °C.




Figure 8.1. Input = 25 MHz; Output = 625 MHz, 2.5 V LVDS




Figure 8.2. Input = 25 MHz; Output = 156.25 MHz, 2.5 V LVDS





Figure 8.3. Input = 25 MHz; Output = 155.52 MHz, 2.5 V LVDS

9. Pin Descriptions






Table 9.1. Si5345/44/42 Pin Descriptions

Din Name		Pin Number		D: T1	Function
Pin Name	Si5345	Si5344	Si5342	Pin Type ¹	Function
Inputs				_	
XA	8	5	5	I	Crystal Input. Input pins for external crystal (XTAL). Alternatively
ХВ	9	6	6	1	these pins can be driven with an external reference clock (REFCLK). An internal register bit selects XTAL or REFCLK mode. Default is XTAL mode.
X1	7	4	4	I	XTAL Shield. Connect these pins directly to the XTAL ground
X2	10	7	7	ı	pins. X1, X2 and the XTAL ground pins should be separated from the PCB ground plane. Refer to the Si5345/44/42 Family Reference Manual for layout guidelines. These pins should be left disconnected when connecting XA/XB pins to an external reference clock (REFCLK).
IN0	63	43	43	I	
IN0b	64	44	44	I	Clock Inputs. These pins accept an input clock for synchronizing the device. They support both differential and single-ended clock
IN1	1	1	1	I	signals. Refer to 3.7.6 Input Configuration and Terminations for input termination options. These pins are high-impedance and
IN1b	2	2	2	I	must be terminated externally. The negative side of the differen-
IN2	14	10	10	I	tial input must be grounded through a capacitor when accepting a single-ended clock.
IN2b	15	11	11	I	
IN3/FB_IN	61	41	41	I	Clock Input 3/External Feedback Input. By default these pins
IN3b/FB_INb	62	42	42	I	are used as the fourth clock input (IN3/IN3b). They can also be used as the external feedback input (FB_IN/FB_INb) for the optional zero delay mode. See 3.9.13 Zero Delay Mode for details on the optional zero delay mode.

Table 9.2. Si5345/44/42 Pin Descriptions

	Pin Number				
Pin Name	Si5345	Si5344	Si5342	Pin Type ¹	Function
Outputs					
OUT0	24	20	20	0	
OUT0b	23	19	19	0	
OUT1	28	25	25	0	
OUT1b	27	24	24	0	
OUT2	31	31	_	0	
OUT2b	30	30	_	0	
OUT3	35	36	_	0	
OUT3b	34	35	_	0	
OUT4	38	_	_	0	Output Clocks. These output clocks support a programmable
OUT4b	37	_	_	0	signal swing and common mode voltage. Desired output signal format is configurable using register control. Termination recom-
OUT5	42	_	_	0	mendations are provided in 3.9.3 Differential Output Terminations and 3.9.4 LVCMOS Output Terminations. Unused outputs should
OUT5b	41	_	_	0	be left unconnected.
OUT6	45	_	_	0	
OUT6b	44	_	_	0	
OUT7	51	_	_	0	
OUT7b	50	_	_	0	
OUT8	54	_	_	0	
OUT8b	53	_	_	0	
OUT9	59	_	_	0	
OUT9b	58	_	_	0	
Serial Interfa	ce			1	
I2C_SEL	39	38	38	I	I ² C Select ² . This pin selects the serial interface mode as I ² C (I2C_SEL = 1) or SPI (I2C_SEL = 0). This pin is internally pulled up by a ~ 20 kΩ resistor to the voltage selected by the IO_VDD_SEL register bit.
SDA/SDIO	18	13	13	I/O	Serial Data Interface ² This is the bidirectional data pin (SDA) for the I ² C mode, or the bidirectional data pin (SDIO) in the 3-wire SPI mode, or the input data pin (SDI) in 4-wire SPI mode. When in I ² C mode, this pin must be pulled-up using an external resistor of at least 1 k Ω . No pull-up resistor is needed when is SPI mode. Tie low when unused.
A1/SDO	17	15	15	I/O	Address Select 1/Serial Data Output ² In I ² C mode, this pin functions as the A1 address input pin and does not have an internal pull-up or pull-down resistor. In 4-wire SPI mode this is the serial data output (SDO) pin and drives high to the voltage selected by the IO_VDD_SEL bit. Leave disconnected when unused.

· · ·	Pin Number		4	E	
Pin Name	Si5345	Si5344	Si5342	Pin Type ¹	Function
SCLK	16	14	14	I	Serial Clock Input ² This pin functions as the serial clock input for both I^2C and SPI modes. When in I^2C mode, this pin must be pulled-up using an external resistor of at least 1 k Ω . No pull-up resistor is needed when in SPI mode. Tie high or low when unused.
A0/CSb	19	16	16	I	Address Select 0/Chip Select ² This pin functions as the hardware controlled address A0 in I ² C mode. In SPI mode, this pin functions as the chip select input (active low). This pin is internally pulled-up by a ~20 k Ω resistor and can be left unconnected when not in use.
Control/Statu	s	I			
INTRb	12	33	33	0	Interrupt ² This pin is asserted low when a change in device status has occurred. It should be left unconnected when not in use.
RSTb	6	17	17	ı	Device Reset ² Active low input that performs power-on reset (POR) of the device. Resets all internal logic to a known state and forces the device registers to their default values. Clock outputs are disabled during reset. This pin is internally pulled-up and can be left unconnected when not in use.
OEb	11	12	12	I	Output Enable ² This pin disables all outputs when held high. This pin is internally pulled low and can be left unconnected when not in use.
LOLb	47	_	_	0	Loss Of Lock (Si5345) ² This output pin indicates when the DSPLL is locked (high) or out-of-lock (low). It can be left unconnected when not in use.
LOLD	_	27	27	0	Loss Of Lock (Si5344/42) ³ This output pin indicates when the DSPLL is locked (high) or out-of-lock (low). It can be left unconnected when not in use.
LOS0b	_	_	30	0	Loss Of Signal for IN0 ³ This pin indicate a loss of clock at the IN0 pin when low.
LOS1b	_	_	31	0	Loss Of Signal for IN1 ³ This pin indicate a loss of clock at the IN1 pin when low.
LOS2b	_	_	35	0	Loss Of Signal for IN2 ³ This pin indicate a loss of clock at the IN2 pin when low.
LOS3b	_	_	36	0	Loss Of Signal for IN3 ³ This pin indicate a loss of clock at the IN3 pin when low.
LOS_XAXBb	_	28	28	0	Loss Of Signal on XA/XB Pins ³ This pin indicates a loss of signal at the XA/XB pins when low.

5 1 11	Pin Number		1		
Pin Name	Si5345	Si5344	Si5342	Pin Type ¹	Function
					Frequency Increment Pin ²
FINC	48	_	_	I	This pin is used to step-up the output frequency of a selected output. The affected output and its frequency change step size is register configurable. This pin is internally pulled low and can be left unconnected when not in use.
					Frequency Decrement Pin ²
FDEC	25	_	_	I	This pin is used to step-down the output frequency of a selected output. The affected output driver and its frequency change step size is register configurable. This pin is internally pulled low and can be left unconnected when not in use.
IN_SEL0	3	3	3	1	Input Reference Select ²
IN_SEL1	4	37	37	ı	The IN_SEL[1:0] pins are used in manual pin controlled mode to select the active clock input as shown in Table 3.1 Manual Input Selection Using IN_SEL[1:0] Pins on page 8. These pins are internally pulled low.
	5	_	_	_	
	20	_	_	_	- Reserved
RSVD	21	_	_	_	These pins are connected to the die. Leave disconnected.
	55	_	_	_	These pins are connected to the die. Leave disconnected.
	56	_	_	_	
NC		22 22		No Connect	
					These pins are not connected to the die. Leave disconnected.
Power					
	32	21	21	Р	Core Supply Voltage
VDD	46	32	32	Р	The device operates from a 1.8 V supply. A 1.0 µF bypass capac-
	60	39	39	Р	itor should be placed very close to this pin. See the Si5345/44/42 Family Reference Manual for power supply filtering recommenda-
	_	40	40	Р	tions.
	13	8	8	Р	Core Supply Voltage 3.3 V
VDDA	_	9	9	Р	This core supply pin requires a 3.3 V power source. A 1 μ F bypass capacitor should be placed very close to this pin. See the Si5345/44/42 Family Reference Manual for power supply filtering recommendations.
	_	26	26	Р	Status Output Voltage
VDDS	_	_	29	Р	The voltage on this pin determines VOL/VOH on the Si5342/44
	_	_	34	Р	LOL_A and LOL_B outputs. Connect to either 3.3 V or 1.8 V. A 1.0 µF bypass capacitor should be placed very close to this pin.

Pin Name		Pin Number		Din Tun al	Function
Pin Name	Si5345	Si5344	Si5342	Pin Type ¹	Function
VDD00	22	18	18	Р	
VDDO1	26	23	23	Р	
VDDO2	29	29	_	Р	
VDDO3	33	34	_	Р	Output Clock Supply Voltage
VDDO4	36	_	_	Р	Supply voltage (3.3 V, 2.5 V, 1.8 V) for OUTn, OUTn outputs. For
VDDO5	40	_	_	Р	unused outputs, leave VDDO pins unconnected. An alternative option is to connect the VDDO pin to a power supply and disable
VDDO6	43	_	_	Р	the output driver to minimize current consumption.
VDD07	49	_	_	Р	
VDDO8	52	_	_	Р	
VDDO9	57	_	_	Р	
GND PAD	_	_	_	Р	Ground Pad This pad provides connection to ground and must be connected for proper operation. Use as many vias as practical, and keep the via length to an internal ground plane as short as possible.

- 1. I = Input, O = Output, P = Power.
- 2. The IO_VDD_SEL control bit (0x0943 bit 0) selects 3.3 V or 1.8 V operation.
- 3. The voltage on the VDDS pin(s) determines 3.3 V or 1.8 V operation.
- 4. Refer to the Family Reference Manual for more information on register setting names.
- 5. All status pins except I2C and SPI are push-pull.

10. Package Outlines

10.1 Si5345 9x9 mm 64-QFN Package Diagram

The following figure illustrates the package details for the Si5345. The table lists the values for the dimensions shown in the illustration.




Figure 10.1. 64-Pin Quad Flat No-Lead (QFN)

Table 10.1. Package Dimensions

Dimension	Min	Nom	Max	
А	0.80	0.85	0.90	
A1	0.00	0.02	0.05	
b	0.18	0.25	0.30	
D	9.00 BSC			
D2	5.10	5.20	5.30	
е	0.50 BSC			
E		9.00 BSC		
E2	5.10	5.20	5.30	
L	0.30	0.40	0.50	
aaa	_	_	0.10	
bbb	_	_	0.10	
ccc	_	_	0.08	
ddd	_	_	0.10	

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
- 3. This drawing conforms to the JEDEC Solid State Outline MO-220.
- 4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

10.2 Si5344 and Si5342 7x7 mm 44-QFN Package Diagram

The following figure illustrates the package details for the Si5344 and Si5342. The table lists the values for the dimensions shown in the illustration.




Figure 10.2. 44-Pin Quad Flat No-Lead (QFN)

Table 10.2. Package Dimensions

Dimension	Min	Nom	Max		
A	0.80	0.85	0.90		
A1	0.00	0.02	0.05		
b	0.18	0.25	0.30		
D		7.00 BSC			
D2	5.10	5.20	5.30		
е	0.50 BSC				
E		7.00 BSC			
E2	5.10	5.20	5.30		
L	0.30	0.40	0.50		
aaa	_	_	0.10		
bbb	_	_	0.10		
ccc	_	_	0.08		
ddd	_	_	0.10		

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
- 3. This drawing conforms to the JEDEC Solid State Outline MO-220.
- 4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

11. PCB Land Pattern

The following figure illustrates the PCB land pattern details for the devices. The table lists the values for the dimensions shown in the illustration.




Figure 11.1. PCB Land Pattern

Table 11.1. PCB Land Pattern Dimensions

Dimension	Si5345 (Max)	Si5344/42 (Max)
C1	8.90	6.90
C2	8.90	6.90
E	0.50	0.50
X1	0.30	0.30
Y1	0.85	0.85
X2	5.30	5.30
Y2	5.30	5.30

Notes:

General

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. This Land Pattern Design is based on the IPC-7351 guidelines.
- 3. All dimensions shown are at Maximum Material Condition (MMC). Least Material Condition is calculated based on a fabrication Allowance of 0.05 mm.

Solder Mask Design

1. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 μm minimum, all the way around the pad.

Stencil Design

- 1. A stainless steel, laser-cut and electropolished stencil with trapezoidal walls should be used to assure good solder paste release.
- 2. The stencil thickness should be 0.125 mm (5 mils).
- 3. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.
- 4. A 3x3 array of 1.25 mm square openings on 1.80 mm pitch should be used for the center ground pad.

Card Assembly

- 1. A No-Clean, Type-3 solder paste is recommended.
- 2. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

12. Top Marking




Figure 12.1. Si5345/44/42 Top Marking

Table 12.1. Top Marking Explanation

Line	Characters	Description
		Base part number and Device Grade for Any-frequency, Any-output, Jitter Cleaning Clock (single PLL):
		f = 5: 10-output Si5345: 64-QFN
1	Si534fg-	f = 4: 4-output Si5344: 44-QFN
		f = 2: 2-output Si5342: 44-QFN
		g = Device Grade (A, B, C, D). See 2. Ordering Guide for more information.
		- = Dash character.
		R = Product revision. (Refer to 2. Ordering Guide for latest revision).
2	Rxxxxx-GM	xxxxx = Customer specific NVM sequence number. Optional NVM code assigned for custom, factory pre-programmed devices.
2		Characters are not included for standard, factory default configured devices. See 2. Ordering Guide for more information.
		-GM = Package (QFN) and temperature range (–40 to +85 °C)
3	YYWWTTTTT	YYWW = Characters correspond to the year (YY) and work week (WW) of package assembly.
		TTTTTT = Manufacturing trace code.
	Circle w/ 1.6 mm (64-QFN) or 1.4 mm (44-QFN) diameter	Pin 1 indicator; left-justified
4	e4	Pb-free symbol; Center-Justified
	TW	TW = Taiwan; Country of Origin (ISO Abbreviation)

13. Device Errata

Log in or register at www.silabs.com to access the device errata document.

14. Document Change List

14.1 Revision 1.0

July 15, 2016

· Initial release.

14.2 Revision 1.1

August 7, 2017


- Refer to AN1006 for a list of changes from Rev B to Rev D.
- Updated block diagram on the front page.

Table of Contents

1.	Features List	. 1
2.	Ordering Guide	. 2
3.	Functional Description	. 4
	3.1 Frequency Configuration	. 4
	3.2 DSPLL Loop Bandwidth	. 4
	3.3 Fastlock Feature	
	3.4 Modes of Operation	. 4
	3.4.1 Initialization and Reset	. 5
	3.4.2 Freerun Mode	
	3.4.3 Lock Acquisition Mode	
	3.4.4 Locked Mode	
	3.4.5 Holdover Mode	
	3.5 External Reference (XA/XB)	. 6
	3.6 Digitally Controlled Oscillator (DCO) Mode	. 7
	3.7 Inputs (IN0, IN1, IN2, IN3)	. 7
	3.7.1 Manual Input Switching (IN0, IN1, IN2, IN3)	
	3.7.2 Automatic Input Selection (IN0, IN1, IN2, IN3)	
	3.7.3 Hitless Input Switching	
	3.7.4 Ramped Input Switching	. 8
	3.7.5 Glitchless Input Switching	
	3.7.6 Input Configuration and Terminations	
	3.7.7 Synchronizing to Gapped Input Clocks	.10
	3.8 Fault Monitoring	
	3.8.1 Input LOS Detection	
	3.8.2 XA/XB LOS Detection	
	3.8.3 OOF Detection	
	3.8.3.1 Precision OOF Monitor	
	3.8.4 LOL Detection	
	3.8.5 Interrupt Pin (INTRb)	
	3.9 Outputs	
	3.9.1 Output Crosspoint	
	3.9.2 Output Signal Format.	
	3.9.3 Differential Output Terminations	
	3.9.4 LVCMOS Output Terminations	
	3.9.5 Programmable Common Mode Voltage For Differential Outputs	
	3.9.6 LVCMOS Output Impedance Selection	.16
	3.9.7 LVCMOS Output Signal Swing	.16
	3.9.8 LVCMOS Output Polarity	
	3.9.9 Output Enable/Disable	
	3.9.10 Output Driver State When Disabled	
	3.9.11 Synchronous Output Disable Feature	
	3.9.12 Output Skew Control ($\Delta t_0 - \Delta t_4$)	.17

	3.9.13 Zero Delay Mode	
	3.9.14 Output Divider (R) Synchronization.	
	3.10 Power Management	18
	3.11 In-Circuit Programming	18
	3.12 Serial Interface	19
	3.13 Custom Factory Preprogrammed Parts	19
	3.14 Enabling Features and/or Configuration Settings Unavailable in ClockBuilder Pro for Factory programmed Devices	•
4.	Register Map	. 21
	4.1 Addressing Scheme	21
	4.2 High-Level Register Map	21
5.	Electrical Specifications	. 23
6.	Typical Application Schematic	. 38
7.	Detailed Block Diagrams	. 39
8.	Typical Operating Characteristics	. 42
9.	Pin Descriptions	. 44
10	D. Package Outlines	. 50
	10.1 Si5345 9x9 mm 64-QFN Package Diagram	50
	10.2 Si5344 and Si5342 7x7 mm 44-QFN Package Diagram	51
11	1. PCB Land Pattern	. 52
12	2. Top Marking	. 54
13	3. Device Errata	. 55
14	4. Document Change List	. 56

14.1 Revision 1.0











Disclaimer

Silicon Laboratories intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Laboratories products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Laboratories reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Laboratories shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any Life Support System without the specific written consent of Silicon Laboratories. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Laboratories products are not designed or authorized for military applications. Silicon Laboratories products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

Trademark Information

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, Silabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga®, Bluegiga Logo®, Clockbuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadioPRO®, Gecko®, ISOmodem®, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress® and others are trademarks or registered trademarks of Silicon Laboratories Inc. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA