ELECTRONICS. INC. 44 FARRAND STREET BLOOMFIELD, NJ 07003 (973) 748-5089

## NTE2055 Integrated Circuit CMOS, 3 ½ $\mathbf{2}$ Digit A/D Converter

## Description:

The NTE2055 is a high performance, low power, $3 \frac{1}{2}$ digit A/D converter combining both linear CMOS and digital CMOS circuits on a single monolithic IC. Available in a 24-Lead DIP type package, this device is designed to minimize use of external components. With two external resistors and two external capacitors, the system forms a dual slope A/D converter with automatic zero correction and automatic polarity.
The NTE2055 is ratiometric and may be used over a full-scale range from 1.999 V to 199.9 mV . Systems using this device may operate over a wide range of power supply voltages for ease of use with batteries, or with standard 5 V supplies. The output drive conforms with standard B -Series CMOS specifications and can drive a low-power Schottky TTL load.
The high impedance MOS inputs allow applications in current and resistance meters as well as voltmeters. In addition to DVM/DPM applications, the NTE2055 finds use in digital thermometers, digital scales, remote A/D, A/D control systems, and in MPU systems.

## Features:

- Accuracy: $\pm 0.05 \%$ of Reading $\pm 1$ Count
- Two Voltage Ranges: 1.999 V and 199.9 mV
- Up to 25 Conversions /s
- $Z_{\text {in }}>100 \mathrm{M} \Omega$
- Auto-Polarity and Auto-Zero
- Single Positive Voltage Reference
- Standard B-Series CMOS Outputs: Drives One Low Power Schottky Load
- Uses On-Chip System Clock, or External Clock
- Wide Supply Range: e.g., $\pm 4.5 \mathrm{~V}$ to $\pm 8.0 \mathrm{~V}$
- Overrange and Underrange Signals Available
- Operates in Auto Ranging Circuits
- Operates with LED and LCD Displays
- Low External Component Count
- Chip Complexity: 1326 FETs


## Absolute Maximum Ratings:


Voltage, Ant Pin, Referenced to $\mathrm{V}_{\mathrm{EE}}$, V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 V to $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$



Note 1. This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid applications of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that $\mathrm{V}_{\text {in }}$ and $\mathrm{V}_{\text {out }}$ be constrained to the range $\mathrm{V}_{\mathrm{EE}} \leq\left(\mathrm{V}_{\text {in }}\right.$ or $\left.\mathrm{V}_{\text {out }}\right) \leq \mathrm{V}_{\mathrm{DD}}$.

Recommended Operating Conditions: ( $\mathrm{V}_{\mathrm{SS}}=0$ or $\mathrm{V}_{\mathrm{EE}}$ )
DC Supply Voltage
$V_{D D}$ to Analog GND, $V_{D D}$.................................................................... 5.0 to 8.0 V

Clock Frequency, $\mathrm{f}_{\mathrm{Clk}}$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32 to 400 kHz


Electrical Characteristics: $\quad\left(C_{I}=0.1 \mu \mathrm{~F}\right.$ mylar, $\mathrm{R}_{I}=470 \mathrm{k} \Omega @ \mathrm{~V}_{\text {ref }}=2 \mathrm{~V}, \mathrm{R}_{\mathrm{I}}=27 \mathrm{k} \Omega @ \mathrm{~V}_{\text {ref }}=200 \mathrm{mV}$, $R_{C}=300 \mathrm{k} \Omega, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$; all voltages referenced to Analog GND, Pin1, unless otherwise specified)

| Parameter | Symbol | Test Conditions |  | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Linearity-Output Reading |  | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{EE}}=-5 \mathrm{~V}, \\ & \text { Note 2 } \end{aligned}$ | $\mathrm{V}_{\text {ref }}=2.000 \mathrm{~V}$ | $\begin{gathered} \hline-0.05 \\ - \text { Count } \end{gathered}$ | $\pm 0.05$ | $\begin{gathered} +0.05 \\ + \text { Count } \end{gathered}$ | \%rdg |
|  |  |  | $\mathrm{V}_{\text {ref }}=200.0 \mathrm{mV}$ | - | $\pm 0.05$ | - | \%rdg |
| Stability - Output Reading |  | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-5 \mathrm{~V}, \mathrm{~V}_{\mathrm{X}}=199 \mathrm{mV}, \\ & \mathrm{~V}_{\text {ref }}=200 \mathrm{mV} \end{aligned}$ |  | - | - | 3 | LSD |
| Symmetry - Output Reading |  | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-5 \mathrm{~V}, \mathrm{~V}_{\mathrm{ref}}=2000 \mathrm{mV} \text {, }$ Note 3 |  | - | - | 4 | LSD |
| Zero-Output Reading |  | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-5 \mathrm{~V}, \mathrm{~V}_{\mathrm{X}}=0 \mathrm{~V}, \mathrm{~V}_{\text {ref }}=2 \mathrm{~V}$ |  | - | 0 | 0 | LSD |
| Bias CurrentAnalog Input <br> Reference Input <br> Analog GND. |  | $V_{\text {DD }}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-5 \mathrm{~V}$ |  | - | $\pm 20$ | $\pm 100$ | pA |
|  |  |  |  | - | $\pm 20$ | $\pm 100$ | pA |
|  |  |  |  | - | $\pm 20$ | $\pm 500$ | pA |
| Common Mode Rejection |  | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-5 \mathrm{~V}, \mathrm{f}_{\mathrm{CIk}}=32 \mathrm{kHz}, \\ & \mathrm{~V}_{\mathrm{X}}=1.4 \mathrm{~V}, \mathrm{~V}_{\text {ref }}=2 \mathrm{~V} \end{aligned}$ |  | - | 65 | - | dB |
| Input Voltage (Pin9, Pin10) <br> "0" Level <br> "1" Level | VIL | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=4.5 \mathrm{~V}$ or 0.5 V , Note 3 |  | - | 2.25 | 1.5 | V |
|  |  | $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=9 \mathrm{~V}$ or 1V, Note 3 |  | - | 4.50 | 3.0 | V |
|  |  | $\mathrm{V}_{\mathrm{DD}}=15 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=13.5 \mathrm{~V}$ or 1.5 V , Note 3 |  | - | 6.75 | 4.0 | V |
|  | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=0.5 \mathrm{~V}$ or 4.5 V , Note 3 |  | 3.5 | 2.75 | - | V |
|  |  | $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=1 \mathrm{~V}$ or 9 V , Note 3 |  | 7.0 | 5.50 | - | V |
|  |  | $\mathrm{V}_{\mathrm{DD}}=15 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=1.5 \mathrm{~V}$ or 13.5 V , Note 3 |  | 11.0 | 8.25 | - | V |
| Output Voltage (Pin14 to Pin23) "0" Level <br> "1" Level | $\mathrm{V}_{\text {OL }}$ | $\mathrm{V}_{\text {SS }}=0 \mathrm{~V}$ | $V_{D D}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-5 \mathrm{~V}$ | - | 0 | 0.05 | V |
|  |  | $\mathrm{V}_{S S}=-5 \mathrm{~V}$ |  | - | -5.0 | -4.95 | V |
|  | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{V}_{\text {SS }}=0 \mathrm{~V}$ |  | 4.95 | -5.0 | - | V |
|  |  | $\mathrm{V}_{S S}=-5 \mathrm{~V}$ |  | 4.95 | 5.0 | - | V |
| Output Current (Pin14 to Pin23) Source | IOH | $\begin{aligned} & V_{D D}=5 \mathrm{~V}, \\ & V_{E E}=-5 \mathrm{~V} \end{aligned}$ | $\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=4.6 \mathrm{~V}$ | -0.2 | -0.36 | - | mA |
|  |  |  | $\mathrm{V}_{\mathrm{SS}}=-5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=4.5 \mathrm{~V}$ | -0.5 | -0.9 | - | mA |
| Sink | ${ }_{\text {IOL }}$ |  | $\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | 0.51 | 0.88 | - | mA |
|  |  |  | $\mathrm{V}_{\mathrm{SS}}=-5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=-4.5 \mathrm{~V}$ | 1.3 | 2.25 | - | mA |
| Input Current (DU, Pin9) | IDU | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}$ | EE $=-5 \mathrm{~V}$ | - | $\pm 0.00001$ | $\pm 0.3$ | $\mu \mathrm{A}$ |
| Quiescent Current | $\mathrm{I}_{\mathrm{Q}}$ | $\begin{aligned} & \begin{array}{l} V_{D D} \text { to } V_{E E}, \\ I_{S S}=0 \end{array} \end{aligned}$ | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-5 \mathrm{~V}$ | - | 0.9 | 2.0 | mA |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=8 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-8 \mathrm{~V}$ | - | 1.8 | 4.0 | mA |
| DC Supply Rejection |  | $\begin{aligned} & \begin{array}{l} \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}} \text { to } \mathrm{V}_{\mathrm{EE}}, \mathrm{I}_{\mathrm{SS}}=0, \\ \mathrm{~V}_{\text {ref }}=2 \mathrm{~V} \end{array} \end{aligned}$ |  | - | 0.5 | - | $\mathrm{mV} / \mathrm{V}$ |

Note 2. Accuracy - The accuracy of the meter at full scale is the accuracy of the setting of the reference voltage. Zero is recalculated during each conversion cycle. The meaningful specification is linearity. In other words, the deviation from correct reading for all inputs other than positive full scale and zero is defined as the linearity specification.
Note 3. Symmetry - Defined as the difference between a negative and positive reading of the same voltage at or near full scale.
Note 4. Referenced to $\mathrm{V}_{\mathrm{SS}}$ for Pin9. Referenced to $\mathrm{V}_{\mathrm{EE}}$ for Pin10.

Truth Table (DS1 =1)
$\left.\begin{array}{|c|c|c|c|c|l|}\hline \begin{array}{c}\text { Coded Condition } \\ \text { of MSD }\end{array} & \text { Q3 } & \text { Q2 } & \text { Q1 } & \text { Q0 } & \begin{array}{c}\text { BCD to 7 Segment } \\ \text { Decoding }\end{array} \\ \hline+0 & 1 & 1 & 1 & 0 & \text { Blank } \\ -0 & 1 & 0 & 1 & 0 & \text { Blank } \\ +0 \text { UR } & 1 & 1 & 1 & 1 & \text { Blank } \\ -0 \text { UR } & 1 & 0 & 1 & 1 & \text { Blank } \\ +1 & 0 & 1 & 0 & 0 & 4 \rightarrow 1 \\ -1 & 0 & 0 & 0 & 0 & 0 \rightarrow 1 \\ +1 \text { OR } & 0 & 1 & 1 & 1 & 7 \rightarrow 1 \\ -1 \text { OR } & 0 & 0 & 1 & 1 & 3 \rightarrow 1\end{array}\right\}$ anly seg b and c to MSD $^{2}$

## Notes for Truth Table:

Q3 - $\frac{1}{2}$ digit, low for " 1 ", high for " 0 "
Q2 - Polarity: "1" = positive, "0" = negative
Q0 - Out of range condition exists if $\mathrm{Q} 0=1$. When used in conjunction with Q 3 the type of out of range condition is indicated, i.e., Q3 $=0 \rightarrow$ OR or Q3 $=1 \rightarrow$ UR.
When only segment $b$ and $c$ of the decoder are connected to the $1 / 2$ digit of the display 4 , 0,7 , and 3 appear as 1 .
The overrange indication ( $\mathrm{Q} 3=0$ and $\mathrm{Q} 0=1$ ) occurs when the count is greater than 1999, e.g., 1.999 V for a reference of 2 V . The underrage indication, useful for autoranging circuits, occurs when the count is less than 180 , e.g., o. 180 V for a reference of 2 V .
Caution: If the most significant digit is connected to a display other than a " 1 " only; such as a full digit display, segments other than $b$ and $c$ must be disconnected. The BCD ti seven decoder must blank on BCD inputs 1010 to 1111.



