

# 8/10/12-bit Digital-to-Analog Converters, 1 LSb INL Single/Dual Voltage Outputs with I<sup>2</sup>C Interface

#### **Features**

- · Memory Options:
  - Volatile Memory: MCP47CVBXX
  - Nonvolatile Memory: MCP47CMBXX
- · Operating Voltage Range:
  - 2.7V to 5.5V Full specifications
  - 1.8V to 2.7V Reduced device specifications
- · Output Voltage Resolutions:
  - 8-bit: MCP47CXB0X (256 steps)
  - 10-bit: MCP47CXB1X (1024 steps)
  - 12-bit: MCP47CXB2X (4096 steps)
- · Nonvolatile Memory (MTP) Size: 32 Locations
- 1 LSb Integral Nonlinearity (INL) Specification
- DAC Voltage Reference Source Options:
  - Device V<sub>DD</sub>
  - External V<sub>RFF</sub> pin (buffered or unbuffered)
  - Internal band gap (1.227V typical)
- · Output Gain Options:
  - 1x (Unity)
  - 2x (available when not using internal V<sub>DD</sub> as voltage source)
- Power-on/Brown-out Reset (POR/BOR)
   Protection
- Power-Down Modes:
  - Disconnects output buffer (High-Impedance)
  - Selection of  $V_{OUT}$  pull-down resistors (100 k $\Omega$  or 1 k $\Omega$ )
- I<sup>2</sup>C Interface:
  - Slave address options: register-defined address with two physical address select pins (package dependent)
  - Standard (100 kbps), Fast (400 kbps), and High-Speed (up to 3.4 Mbps) modes
- · Package Types:
  - Dual: 16-lead 3 x 3 QFN, 10-lead MSOP, 10-lead 3 x 3 DFN
  - Single: 16-lead 3 x 3 QFN, 10-lead MSOP, 10-lead 3 x 3 DFN
- Extended Temperature Range: -40°C to +125°C

## **Package Types** MCP47CXBX1 (Single) MSOP-10, DFN-10 (3 x 3) 10 SDA 9 SCL V<sub>REF</sub> 3 8 A1 V<sub>OUT</sub> 4 7 V<sub>SS</sub> NC 5 6 LAT/HVC QFN-16 (3 x 3) 11 A1 V<sub>OUT</sub> 3 10 V<sub>SS</sub> NC 4 9 LAT/HVC MCP47CXBX2 (Dual) MSOP-10, DFN-10 (3 x 3) 10 SDA A0 2 9 SCL V<sub>REF</sub> 3 8 A1 V<sub>OUT0</sub> 4 7 V<sub>SS</sub> 6 LAT/HVC<sup>(2)</sup> V<sub>OUT1</sub> 5 QFN-16 (3 x 3) 12 SCL 11 A1 10 V<sub>SS</sub> 9 LATO/HVC V<sub>REF1</sub> 4 Note 1: Exposed pad (substrate paddle). 2: This pin's signal can be connected to DAC0 and/or DAC1.

#### **General Description**

The MCP47CXBXX are Single and Dual-Channel 8-bit, 10-bit, and 12-bit buffered voltage output Digital-to-Analog Converters (DAC), with volatile or MTP memory and an I<sup>2</sup>C serial interface.

The MTP memory can be written by the user up to 32 times, for each specific register. It requires a high-voltage level on the HVC pin, typically 7.5V, in order to successfully program the desired memory location. The nonvolatile memory includes power-up output values, device configuration registers and general purpose memory.

The  $V_{REF}$  pin, the device  $V_{DD}$  or the internal band gap voltage can be selected as the DAC's reference voltage. When  $V_{DD}$  is selected,  $V_{DD}$  is internally connected to the DAC reference circuit.


When the  $V_{REF}$  pin is used with an external voltage reference, the user can select between a gain of 1 or 2 and can have the reference buffer enabled or disabled. When the gain is 2, the  $V_{REF}$  pin voltage should be limited to a maximum of  $V_{DD}/2$ .

These devices have a two-wire I<sup>2</sup>C-compatible serial interface for Standard (100 kHz), Fast (400 kHz) or High-Speed (1.7 MHz and 3.4 MHz) modes.


#### **Applications**

- · Set Point or Offset Trimming
- Sensor Calibration
- · Low-Power Portable Instrumentation
- PC Peripherals
- · Data Acquisition Systems

### MCP47CVBX1 Block Diagram (Single-Channel Output)



#### MCP47CVBX2 Block Diagram (Dual-Channel Output)



- Note 1: Available only on specific packages.
  - 2: On dual output devices, except those in a QFN16 package, the LAT0 pin is internally connected to LAT1 input of DAC1.
  - **3:** On dual output devices, except those in a QFN16 package, the V<sub>REF0</sub> pin is internally connected to VREF1 input of DAC1.

### **Family Device Features**

MCP47CVB01         MSOP, QFN, DFN         1         8         7Fh         1         1         2         RAM         —           MCP47CVB11         MSOP, QFN, DFN         1         10         1FFh         1         1         2         RAM         —           MCP47CVB21         MSOP, QFN, DFN         1         12         7FFh         1         1         2         RAM         —           MCP47CVB02         QFN         2         8         7Fh         1         1         2         RAM         —           MCP47CVB12         QFN         2         10         1FFh         2         2         2         RAM         —           MCP47CVB22         QFN         2         10         1FFh         1         1         2         RAM         —           MCP47CVB22         QFN         2         12         7FFh         2         2         2         RAM         —           MCP47CMB01         MSOP, QFN, DFN         1         8         7Fh         1         1         2         RAM         —           MCP47CMB11         MSOP, QFN, DFN         1         10         1FFh         1         1         2 <td< th=""><th>Tanning Device</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></td<>	Tanning Device									
MCP47CVB11         MSOP, QFN, DFN         1         10         1FFh         1         1         2         RAM         —           MCP47CVB21         MSOP, QFN, DFN         1         12         7FFh         1         1         2         RAM         —           MCP47CVB02         QFN         2         8         7Fh         1         1         2         RAM         —           MCP47CVB12         QFN         2         10         1FFh         2         2         2         RAM         —           MCP47CVB12         QFN         2         10         1FFh         1         1         2         RAM         —           MCP47CVB22         QFN         2         12         7FFh         1         1         2         RAM         —           MCP47CVB22         QFN         2         12         7FFh         1         1         2         RAM         —           MCP47CMB01         MSOP, QFN, DFN         1         8         7Fh         1         1         2         MTP         8           MCP47CMB02         MSOP, QFN, DFN         1         10         1FFh         1         1         2         MTP	Device	Package Type	# of Channels	Resolution (bits)	POR/BOR	# of VREF Inputs	of	of Address	Memory <sup>(2)</sup>	GP MTP Locations
MCP47CVB21         MSOP, QFN, DFN         1         12         7FFh         1         1         2         RAM         —           MCP47CVB02         QFN         2         8         7Fh         2         2         2         RAM         —           MSOP, DFN         2         10         1FFh         2         2         2         RAM         —           MCP47CVB12         QFN         2         10         1FFh         1         1         2         RAM         —           MCP47CVB22         QFN         2         12         7FFh         1         1         2         RAM         —           MCP47CWB21         MSOP, DFN         2         12         7FFh         1         1         2         RAM         —           MCP47CMB01         MSOP, QFN, DFN         1         8         7Fh         1         1         2         MTP         8           MCP47CMB21         MSOP, QFN, DFN         1         10         1FFh         1         1         2         MTP         8           MCP47CMB12         QFN         2         8         7Fh         1         1         2         MTP         8	MCP47CVB01	MSOP, QFN, DFN	1	8	7Fh	1	1	2	RAM	_
MCP47CVB02         QFN         2         8         7Fh         2         2         2         RAM         —           MSOP, DFN         2         8         7Fh         1         1         2         RAM         —           MCP47CVB12         QFN         2         10         1FFh         2         2         2         RAM         —           MCP47CVB22         QFN         2         12         7FFh         1         1         2         RAM         —           MCP47CMB01         MSOP, DFN         2         12         7FFh         1         1         2         RAM         —           MCP47CMB01         MSOP, QFN, DFN         1         8         7Fh         1         1         2         MTP         8           MCP47CMB21         MSOP, QFN, DFN         1         12         7FFh         1         1         2         MTP         8           MCP47CMB02         QFN         2         8         7Fh         1         1         2         MTP         8           MCP47CMB12         QFN         2         10         1FFh         1         1         2         MTP         8	MCP47CVB11	MSOP, QFN, DFN	1	10	1FFh	1	1	2	RAM	
MCP47CVB02         MSOP, DFN         2         8         7Fh         1         1         2         RAM         —           MCP47CVB12         QFN         2         10         1FFh         2         2         2         RAM         —           MCP47CVB22         QFN         2         12         7FFh         1         1         2         RAM         —           MCP47CMB01         MSOP, DFN         2         12         7FFh         1         1         2         RAM         —           MCP47CMB01         MSOP, QFN, DFN         1         8         7Fh         1         1         2         MTP         8           MCP47CMB11         MSOP, QFN, DFN         1         10         1FFh         1         1         2         MTP         8           MCP47CMB02         QFN         2         8         7Fh         1         1         2         MTP         8           MCP47CMB12         QFN         2         10         1FFh         1         1         2         MTP         8           MCP47CMB22         QFN         2         10         1FFh         1         1         2         2         2	MCP47CVB21	MSOP, QFN, DFN	1	12	7FFh	1	1	2	RAM	_
MSOP, DFN 2 8 7Fh 1 1 2 RAM —  MCP47CVB12 QFN 2 10 1FFh 2 2 2 RAM —  MSOP, DFN 2 10 1FFh 1 1 2 RAM —  MCP47CVB22 QFN 2 12 7FFh 2 2 2 RAM —  MCP47CMB01 MSOP, DFN 2 12 7FFh 1 1 2 RAM —  MCP47CMB01 MSOP, QFN, DFN 1 8 7Fh 1 1 2 MTP 8  MCP47CMB11 MSOP, QFN, DFN 1 10 1FFh 1 1 2 MTP 8  MCP47CMB21 MSOP, QFN, DFN 1 12 7FFh 1 1 2 MTP 8  MCP47CMB02 QFN 2 8 7Fh 2 2 2 MTP 8  MCP47CMB12 QFN 2 8 7Fh 1 1 2 MTP 8  MCP47CMB12 QFN 2 10 1FFh 2 2 2 MTP 8  MCP47CMB12 QFN 2 10 1FFh 2 2 2 MTP 8  MCP47CMB12 QFN 2 10 1FFh 1 1 2 MTP 8  MCP47CMB12 QFN 2 10 1FFh 1 1 2 MTP 8	MCD47CV/D02	QFN	2	8	7Fh	2	2	2	RAM	_
MCP47CVB12         MSOP, DFN         2         10         1FFh         1         1         2         RAM         —           MCP47CVB22         QFN         2         12         7FFh         2         2         2         RAM         —           MCP47CMB01         MSOP, DFN         2         12         7FFh         1         1         2         RAM         —           MCP47CMB11         MSOP, QFN, DFN         1         8         7Fh         1         1         2         MTP         8           MCP47CMB21         MSOP, QFN, DFN         1         12         7FFh         1         1         2         MTP         8           MCP47CMB02         QFN         2         8         7Fh         1         1         2         MTP         8           MCP47CMB12         QFN         2         10         1FFh         2         2         2         MTP         8           MCP47CMB22         QFN         2         10         1FFh         1         1         2         MTP         8           MCP47CMB22         QFN         2         12         7FFh         2         2         2         MTP         <	WICF47CVB02	MSOP, DFN	2	8	7Fh	1	1	2	RAM	_
MSOP, DFN 2 10 1FFh 1 1 2 RAM —  MCP47CVB22 QFN 2 12 7FFh 2 2 2 2 RAM —  MSOP, DFN 2 12 7FFh 1 1 2 RAM —  MCP47CMB01 MSOP, QFN, DFN 1 8 7Fh 1 1 2 MTP 8  MCP47CMB11 MSOP, QFN, DFN 1 10 1FFh 1 1 2 MTP 8  MCP47CMB21 MSOP, QFN, DFN 1 12 7FFh 1 1 2 MTP 8  MCP47CMB02 QFN 2 8 7Fh 2 2 2 MTP 8  MCP47CMB12 QFN 2 10 1FFh 2 2 2 MTP 8  MCP47CMB12 QFN 2 10 1FFh 2 2 2 MTP 8  MCP47CMB12 QFN 2 10 1FFh 1 1 2 MTP 8  MCP47CMB12 QFN 2 10 1FFh 2 2 2 MTP 8	MCD47CVP12	QFN	2	10	1FFh	2	2	2	RAM	_
MCP47CVB22         MSOP, DFN         2         12         7FFh         1         1         2         RAM         —           MCP47CMB01         MSOP, QFN, DFN         1         8         7Fh         1         1         2         MTP         8           MCP47CMB11         MSOP, QFN, DFN         1         10         1FFh         1         1         2         MTP         8           MCP47CMB21         MSOP, QFN, DFN         1         12         7FFh         1         1         2         MTP         8           MCP47CMB02         QFN         2         8         7Fh         1         1         2         MTP         8           MCP47CMB12         QFN         2         10         1FFh         2         2         2         MTP         8           MCP47CMB22         QFN         2         10         1FFh         1         1         2         MTP         8	WICF47CVB12	MSOP, DFN	2	10	1FFh	1	1	2	RAM	_
MSOP, DFN   2   12   7FFh   1   1   2   RAM   —	MCD47CVP22	QFN	2	12	7FFh	2	2	2	RAM	_
MCP47CMB11         MSOP, QFN, DFN         1         10         1FFh         1         1         2         MTP         8           MCP47CMB21         MSOP, QFN, DFN         1         12         7FFh         1         1         2         MTP         8           MCP47CMB02         QFN         2         8         7Fh         2         2         2         MTP         8           MCP47CMB12         QFN         2         10         1FFh         2         2         2         MTP         8           MCP47CMB22         QFN         2         10         1FFh         1         1         2         MTP         8           MCP47CMB22         QFN         2         12         7FFh         2         2         2         MTP         8	WICF47CVB22	MSOP, DFN	2	12	7FFh	1	1	2	RAM	_
MCP47CMB21         MSOP, QFN, DFN         1         12         7FFh         1         1         2         MTP         8           MCP47CMB02         QFN         2         8         7Fh         2         2         2         MTP         8           MSOP, DFN         2         8         7Fh         1         1         2         MTP         8           MCP47CMB12         QFN         2         10         1FFh         2         2         2         MTP         8           MCP47CMB22         QFN         2         12         7FFh         2         2         2         MTP         8	MCP47CMB01	MSOP, QFN, DFN	1	8	7Fh	1	1	2	MTP	8
MCP47CMB02         QFN         2         8         7Fh         2         2         2         MTP         8           MSOP, DFN         2         8         7Fh         1         1         2         MTP         8           MCP47CMB12         QFN         2         10         1FFh         2         2         2         MTP         8           MCP47CMB22         QFN         2         12         7FFh         2         2         2         MTP         8	MCP47CMB11	MSOP, QFN, DFN	1	10	1FFh	1	1	2	MTP	8
MCP47CMB02 MSOP, DFN 2 8 7Fh 1 1 2 MTP 8  MCP47CMB12 QFN 2 10 1FFh 2 2 2 MTP 8  MCP47CMB22 QFN 2 10 1FFh 1 1 2 MTP 8  MCP47CMB22 QFN 2 12 7FFh 2 2 2 MTP 8	MCP47CMB21	MSOP, QFN, DFN	1	12	7FFh	1	1	2	MTP	8
MSOP, DFN 2 8 7Fh 1 1 2 MTP 8  MCP47CMB12 QFN 2 10 1FFh 2 2 2 MTP 8  MCP47CMB22 QFN 2 12 7FFh 2 2 2 MTP 8	MCD47CMP02	QFN	2	8	7Fh	2	2	2	MTP	8
MCP47CMB12	IVIOC47 CIVIDUZ	MSOP, DFN	2	8	7Fh	1	1	2	MTP	8
MSOP, DFN 2 10 1FFh 1 1 2 MTP 8  MCP47CMB22 QFN 2 12 7FFh 2 2 2 MTP 8	MCD47CMP12	QFN	2	10	1FFh	2	2	2	MTP	8
IMCP47CMB22	IVICP4/CIVID IZ	MSOP, DFN	2	10	1FFh	1	1	2	MTP	8
MSOP, DFN 2 12 7FFh 1 1 2 MTP 8	MCD47CMB22	QFN	2	12	7FFh_	2	2	2	MTP	8
	INIOF47 CIVID22	MSOP, DFN	2	12	7FFh	1	1	2	MTP	8

**Note 1:** The factory default value.

<sup>2:</sup> The nonvolatile memory can be written 32 times. For subsequent writes to the MTP, the device will ignore the commands and the memory will not be modified.

<sup>3:</sup> If the product is a dual device and the package has only one LAT pin, it is associated with both DAC0 and DAC1.

### 1.0 ELECTRICAL CHARACTERISTICS

## Absolute Maximum Ratings(†)

Voltage on $V_{DD}$ with respect to $V_{SS}$		-0.6V to +6.5V					
Voltage on all pins with respect to V	'ss ·····	-0.6V to V <sub>DD</sub> +0.3V					
Input clamp current, $I_{IK}$ ( $V_I < 0$ , $V_I >$	$V_{DD}$ , $V_{I} > V_{PP}$ on HV pins)	±20 mA					
Output clamp current, $I_{OK}$ ( $V_O < 0$ c	or V <sub>O</sub> > V <sub>DD</sub> )	±20 mA					
Maximum current out of V <sub>SS</sub> pin	(Single)(Dual)						
Maximum current into V <sub>DD</sub> pin	(Single)(Dual)						
Maximum current sourced by the V	<sub>DUT</sub> pin	20 mA					
Maximum current sunk by the $V_{\mbox{\scriptsize OUT}}$	pin	20 mA					
Maximum current source/sunk by the	ne $V_{REF(0)}$ pin (in Band Gap mode)	20 mA					
	$_{ m x}$ pin (when ${ m V}_{ m REF}$ is in Unbuffered mode)						
	<sub>REFx</sub> pin						
	pin						
Maximum input current source/sunk	by SDA, SCL pins	2 mA					
	DA Output pin						
Total power dissipation <sup>(1)</sup>		400 mW					
		≥ ±400V (MM)					
	2 +125°C	, ,					
	bient temperature with power applied						
	seconds)						
Maximum Junction Temperature (T	)	+150°C					

**† Notice:** Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

**Note 1:** Power dissipation is calculated as follows:  $P_{DIS} = V_{DD} \times \{I_{DD} - \sum I_{OH}\} + \sum \{(V_{DD} - V_{OH}) \times I_{OH}\} + \sum (V_{OL} \times I_{OL})$ 

#### DC CHARACTERISTICS

#### Standard Operating Conditions (unless otherwise specified):

Operating Temperature:  $-40^{\circ}C \le T_A \le +125^{\circ}C$  (Extended)

All parameters apply across the specified operating ranges unless noted.

 $V_{DD}$  = +2.7V to 5.5V,  $V_{REF}$  = +1.000V to  $V_{DD},\,V_{SS}$  = 0V,  $R_L$  = 2 k $\Omega$  from  $V_{OUT}$  to GND,  $C_L$  = 100 pF. Typical specifications represent values for  $V_{DD}$  = 5.5V,  $T_A$  = +25°C.

Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions
Supply Voltage	$V_{DD}$	2.7	_	5.5	V	
		1.8	_	2.7	V	DAC operation (reduced analog specifications) and Serial Interface
V <sub>DD</sub> Voltage (rising) to ensure device Power-on Reset	V <sub>POR</sub>	_	_	1.71	V	RAM retention voltage ( $V_{RAM}$ ) < $V_{POR}$ $V_{DD}$ voltages greater than the $V_{POR}$ limit ensure that the device is out of reset.
V <sub>DD</sub> Voltage (falling) to ensure device Power-on Reset	V <sub>BOR</sub>	V <sub>RAM</sub>	_	1.61	V	RAM retention voltage (V <sub>RAM</sub> ) < V <sub>BOR</sub>
V <sub>DD</sub> Rise Rate to ensure Power-on Reset	$V_{DDRR}$		(Note	3)	V/ms	
Power-on Reset to Output-Driven Delay	T <sub>POR2OD</sub>	_	_	160	μs	V <sub>DD</sub> rising, V <sub>DD</sub> > V <sub>POR</sub> Single Output
		_	_	175	μs	V <sub>DD</sub> rising, V <sub>DD</sub> > V <sub>POR</sub> Dual Output

POR/BOR voltage trip point is not slope dependent. Hysteresis implemented with time delay. Note 3

### Standard Operating Conditions (unless otherwise specified):

Operating Temperature:  $-40^{\circ}C \le T_A \le +125^{\circ}C$  (Extended)

All parameters apply across the specified operating ranges unless noted.

 $V_{DD}$  = +2.7V to 5.5V,  $V_{REF}$  = +1.000V to  $V_{DD},\,V_{SS}$  = 0V,  $R_L$  = 2  $k\Omega$  from  $V_{OUT}$  to GND,  $C_L$  = 100 pF.

Typical specifications represent values for  $V_{DD} = 5.5V$ ,  $T_A = +25$ °C.

Parameters	Sym.	Min.	Тур.	Max.	Units		Conditions
Supply Current	I <sub>DD</sub>		_	700	μΑ	Single	Serial Interface Active
		_	_	850	μA	Dual	$VRxB:VRxA = '10'^{(4)},$ $V_{OUT}$ is unloaded, $V_{REF} = V_{DD} = 5.5V$ $Volatile\ DAC\ register = 000h$ $FSCL = 3.4\ MHz$
			_	400	μA	Single	Serial Interface Inactive
				500	μA	Dual	$VRxB:VRxA = '10'^{(4)},$ $V_{OUT}$ is unloaded, $V_{REF} = V_{DD} = 5.5V$ $Volatile\ DAC\ register = 000h$
LAT/HVC Pin Write Current	I <sub>DD(MTP_WR)</sub>	1		6.40	mA		Serial Interface Inactive (MTP Write Active), VRxB:VRxA = '10' (valid for all modes) V <sub>DD</sub> = 5.5V, LAT/HVC = V <sub>IHH</sub> , Write all '1's to nonvolatile DAC0, V <sub>OUT</sub> pins are unloaded.
Power-Down Current	I <sub>DDP</sub>	_	0.65	3.80	μА	_	PDxB:PDxA = '01' <sup>(5)</sup> , VRxB:VRxA = '10', V <sub>OUT</sub> not connected

Note 4 Supply current is independent of current through the resistor ladder in mode VRxB:VRxA = '10'.

Note 5 The PDxB:PDxA = '01', '10', and '11' configurations should have the same current.

#### Standard Operating Conditions (unless otherwise specified):

Operating Temperature:  $-40^{\circ}C \le T_A \le +125^{\circ}C$  (Extended)

All parameters apply across the specified operating ranges unless noted.

 $V_{DD}$  = +2.7V to 5.5V,  $V_{REF}$  = +1.000V to  $V_{DD},\,V_{SS}$  = 0V,  $R_L$  = 2 k $\Omega$  from  $V_{OUT}$  to GND,  $C_L$  = 100 pF.

Typical specifications represent values for  $V_{DD}$  = 5.5V,  $T_A$  = +25°C.

Parameters	Sym.	Min.	Тур.	Max.	Units		Conditions
Resistor Ladder Resistance <sup>(6)</sup>	R <sub>L</sub>	63.9	71	78.1	kΩ		V <sub>DD</sub> ≤ 5.5V, /RxA = '10', 1.0V
Resolution	N		256		Taps	8-bit	No Missing Codes
(# of Resistors and			1024		Taps	10-bit	No Missing Codes
# of Taps) (see C.1 "Resolution")			4096		Taps	12-bit	No Missing Codes
Nominal V <sub>OUT</sub> Match <sup>(10)</sup>	V <sub>OUT</sub> - V <sub>OUTMEAN</sub>    /V <sub>OUTMEAN</sub>	_	0.01	0.10	%	1.8V ≤	$V_{DD} \le 5.5V^{(2)}$
V <sub>OUT</sub> Tempco <sup>(2)</sup> (see C.19 "V <sub>OUT</sub> Temperature Coefficient")	ΔV <sub>OUT</sub> /ΔΤ	_	15	_	ppm/°C	(7Fh, 1 VRxB:\	: Mid-scale FFh or 7FFh), /RxA = 0", and "11"
V <sub>REF</sub> Pin Input Voltage Range	$V_{REF}$	V <sub>SS</sub>	_	V <sub>DD</sub>	V	1.8V ≤	$V_{DD} \le 5.5V^{(1)}$

Note 1 This parameter is ensured by design.

Note 2 This parameter is ensured by characterization.

Note 6 Resistance is defined as the resistance between the V<sub>REF</sub> pin (mode VRxB:VRxA = '10') to V<sub>SS</sub> pin. For dual-channel devices (MCP47CXBX2), this is the effective resistance of each resistor ladder. The resistance measurement is one of the two resistor ladders measured in parallel.

Note 10 Variation of one output voltage to mean output voltage for dual devices only.

#### Standard Operating Conditions (unless otherwise specified):

Operating Temperature:  $-40^{\circ}C \le T_A \le +125^{\circ}C$  (Extended)

All parameters apply across the specified operating ranges unless noted.

 $V_{DD}$  = +2.7V to 5.5V,  $V_{REF}$  = +1.000V to  $V_{DD},\,V_{SS}$  = 0V,  $R_L$  = 2  $k\Omega$  from  $V_{OUT}$  to GND,  $C_L$  = 100 pF.

Typical specifications represent values for  $V_{DD} = 5.5V$ ,  $T_A = +25$ °C.

Parameters	Sym.	Min.	Тур.	Max.	Units		Conditions
Zero-Scale Error (Code = 000h)	E <sub>ZS</sub>	_	_	0.375	LSb	8-bit	VRxB:VRxA = '10', G = '0', V <sub>REF</sub> = V <sub>DD</sub> , No Load.
(see C.5 "Zero-Scale Error (EZS)")		-	_	1.5	LSb	10-bit	VRxB:VRxA = '10', G = '0', V <sub>REF</sub> = V <sub>DD</sub> , No Load.
Ellor (E23)		-	_	6	LSb	12-bit	$VRxB:VRxA = `10', G = `0', \\ V_{REF} = V_{DD}, No Load.$
			ection 2.0 mance C		LSb		$VRxB:VRxA = `10', G = `1', \\ V_{REF} = 0.5 \times V_{DD}, No Load.$
			ection 2.0 mance C		LSb		VRxB:VRxA = '01', G = '0', G = '1', V <sub>DD</sub> = 1.8V-5.5V, No Load.
Offset Error (see C.7 "Offset Error (EOS)")	Eos	-6	±0.4	+6	mV	VRxB:\	'RxA = '10', Gx = '0', No Load
Offset Voltage Temperature Coefficient	V <sub>OSTC</sub>	1	±10	ı	μV/°C		
Full-Scale Error (see C.4	E <sub>FS</sub>	1	_	2.5	LSb	8-bit	VRxB:VRxA = '10', G = '0', V <sub>REF</sub> = V <sub>DD</sub> , No Load.
"Full-Scale Error (EFS)")		I	_	9	LSb	10-bit	VRxB:VRxA = '10', G = '0', V <sub>REF</sub> = V <sub>DD</sub> , No Load.
		-	_	35	LSb	12-bit	$VRxB:VRxA = `10', G = `0', \\ V_{REF} = V_{DD}, No Load.$
	See Section 2.0 "Typical Performance Curves" (2)			LSb		$VRxB:VRxA = `10', G = `1', \\ V_{REF} = 0.5 \times V_{DD}, No Load.$	
			ection 2.0 mance C		LSb		VRxB:VRxA = '01', G = '0', G = '1', $V_{DD} = 1.8V-5.5V$ , No Load.
Gain Error (see C.9 "Gain Error (EG)") <sup>(7)</sup>	E <sub>G</sub>	-1	±0.1	+1	% of FSR	8-bit	VRxB:VRxA = '10', G = '0', Code = 252, V <sub>REF</sub> = V <sub>DD</sub> , No Load
		-1	±0.1	+1	% of FSR	10-bit	VRxB:VRxA = '10', G = '0', Code =1008, V <sub>REF</sub> = V <sub>DD</sub> , No Load
		-1	±0.1	+1	% of FSR	12-bit	VRxB:VRxA = '10', G = '0', Code = 4032, V <sub>REF</sub> = V <sub>DD</sub> , No Load
Gain-Error Drift <sup>(2)</sup> (see C.10 "Gain Error Drift (EGD)")	ΔG/°C	_	-3	_	ppm/° C		

Note 2 This parameter is ensured by characterization.

Note 7 This gain error does not include the offset error.

Standard Operating Conditions (unless otherwise specified):

Operating Temperature:  $-40^{\circ}C \le T_A \le +125^{\circ}C$  (Extended)

All parameters apply across the specified operating ranges unless noted.

 $V_{DD}$  = +2.7V to 5.5V,  $V_{REF}$  = +1.000V to  $V_{DD},\,V_{SS}$  = 0V,  $R_L$  = 2  $k\Omega$  from  $V_{OUT}$  to GND,  $C_L$  = 100 pF.

Typical specifications represent values for  $V_{DD} = 5.5V$ ,  $T_A = +25$ °C.

Parameters	Sym.	Min.	Тур.	Max.	Units		Conditions			
Integral Nonlinearity	INL	-0.1	_	+0.1	LSb	8-bit	VRxB:VRxA = '10', G = '0', $V_{REF} = V_{DD}, No Load.$			
(see C.11 "Integral Nonlinearity (INL)") <sup>(9)</sup>		-0.25		+0.25	LSb	10-bit	VRxB:VRxA = '10', G = '0', $V_{REF} = V_{DD}, No Load.$			
(INL) )		-1	_	+1	LSb	12-bit	VRxB:VRxA = '10', G = '0', $V_{REF} = V_{DD}, No Load.$			
		See Se Perfor	ection 2.0 ' mance Cu	'Typical rves" <sup>(2)</sup>	LSb		$VRxB:VRxA = `10', G = `1', \\ V_{REF} = 0.5 \times V_{DD}, No Load.$			
			See Section 2.0 "Typical Performance Curves" (2)				VRxB:VRxA = '01', G = '0', G = '1', V <sub>DD</sub> = 1.8V-5.5V, No Load.			
Differential Nonlinearity	DNL	-0.1	_	+0.1	LSb	8-bit	VRxB:VRxA = '10', G = '0', $V_{REF} = V_{DD}, No Load.$			
(see C.12 "Differential		-0.25	_	+0.25	LSb	10-bit	VRxB:VRxA = '10', G = '0', $V_{REF} = V_{DD}, No Load.$			
Nonlinearity (DNL)") <sup>(9)</sup>		-1.0	_	+1.0	LSb	12-bit	VRxB:VRxA = '10', G = '0', $V_{REF} = V_{DD}, No Load.$			
			ection 2.0 ' mance Cu		LSb		VRxB:VRxA = '10', G = '1', V <sub>REF</sub> = 0.5 x V <sub>DD</sub> , No Load.			
			ction 2.0 ' mance Cu	LSb		VRxB:VRxA = '01', G = '0', G = '1', V <sub>DD</sub> = 1.8V-5.5V, No Load.				
Total Unadjusted Error	E <sub>T</sub>		ction 2.0 ' mance Cu		LSb	12-bit	VRxB:VRxA = '10', G = '1', V <sub>REF</sub> = 0.5 x V <sub>DD</sub> , No Load.			
(see C.6 "Total Unadjusted Error (ET)") <sup>(9)</sup>			ection 2.0 ' mance Cu		LSb		VRxB:VRxA = '01', G = '0', G = '1', V <sub>DD</sub> = 1.8V-5.5V, No Load.			

This parameter is ensured by characterization. Note 2

Note 9 Code Range dependent on resolution: 8-bit, codes 4 to 252; 10-bit, codes 16 to 1008; 12-bit, codes 64 to 4032.

#### Standard Operating Conditions (unless otherwise specified):

Operating Temperature:  $-40^{\circ}C \le T_A \le +125^{\circ}C$  (Extended)

All parameters apply across the specified operating ranges unless noted.

 $V_{DD}$  = +2.7V to 5.5V,  $V_{REF}$  = +1.000V to  $V_{DD},\,V_{SS}$  = 0V,  $R_L$  = 2 k $\Omega$  from  $V_{OUT}$  to GND,  $C_L$  = 100 pF.

Typical specifications represent values for  $V_{DD} = 5.5V$ ,  $T_A = +25$ °C.

Parameters	Sym.	Min.	Тур.	Max.	Units		Conditions
Output Amplifier (	Op Amp)					l	
Minimum Output Voltage	V <sub>OUT(MIN)</sub>	_	0.0015	_	V	Output Amplifier's	minimum drive
Maximum Output Voltage	V <sub>OUT(MAX)</sub>		V <sub>DD</sub> - 0.016		V	Output Amplifier's	maximum drive
Slew Rate	SR	_	0.15		V/µs	$R_L = 2 k\Omega$	
Load Regulation		_	70		μV/mA	$1~mA \le I \le 7~mA$	$V_{DD} = 5V \pm 10\%,$
		_	280	_	μV/mA	-7 mA $\leq$ I $\leq$ -1 mA	DAC code = midscale
Short Circuit Current	I <sub>SC_OA</sub>	8	11	14	mA	Short to V <sub>SS</sub>	DAC code = Full Scale, VRxB:VRxA = '00'.
		8	11	14	mA	Short to V <sub>DD</sub>	DAC code = Zero Scale, VRxB:VRxA = '00'.
Settling Time <sup>(8)</sup>	t <sub>SETTLING</sub>	_	16		μs	$R_L = 2 k\Omega$	
Power-Down: V <sub>OUT</sub> Disable Time Delay	T <sub>PDD</sub>	l	1		μs	from the falling edg 8th clock cycle.	" $\rightarrow$ '11', '10', or '01' started ge of the SCL at the end of the ter = FFh, $V_{OUT} = 10$ mV.
Power-Down: V <sub>OUT</sub> Enable Time Delay	T <sub>PDE</sub>	ı	10.5	1	μs	PDxB:PDxA = '11', '10', or '01' -> "00" started from the falling edge of the SCL at the end of 8th clock cycle.  Vout = Vout - 10 mV. Vout not connected.	
Internal Band Gap	)						
Band Gap Voltage	$V_{BG}$	1.18	1.227	1.26	V	$1.8V \le V_{DD} \le 5.5V$	
Short Circuit	I <sub>SC_BG</sub>	8	11	14	mA	Short to V <sub>SS</sub>	
Current		8	11	14	mA	Short to V <sub>DD</sub>	
Bandgap Load	C <sub>L_BG</sub>	8	11	400	pF		
Band Gap Voltage Temperature Coefficient	V <sub>BGTC</sub>	_	15		ppm/°C	$1.8V \le V_{DD} \le 5.5V$	
Bandgap mode VREF pin load regulation	I <sub>BG</sub>	_ _	70 280	_ _	μV/mA μV/mA	$1 mA \le I \le 7 mA$ $-7 mA \le I \le -1 mA$	V <sub>DD</sub> = 5V ± 10%, DAC code = midscale

Note 8 Within 1/2 LSb of the final value, when code changes from 1/4 to 3/4 of FSR. (Example: 400h to C00h in 12bit device.)

Standard Operating Conditions (unless otherwise specified):

Operating Temperature:  $-40^{\circ}C \le T_A \le +125^{\circ}C$  (Extended)

All parameters apply across the specified operating ranges unless noted.

 $V_{DD}$  = +2.7V to 5.5V,  $V_{REF}$  = +1.000V to  $V_{DD},\,V_{SS}$  = 0V,  $R_L$  = 2  $k\Omega$  from  $V_{OUT}$  to GND,  $C_L$  = 100 pF.

Typical specifications represent values for  $V_{DD}$  = 5.5V,  $T_A$  = +25°C.

						1
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions
External Reference (V	REF)					
Input Range <sup>(1)</sup>	V <sub>REF</sub>	V <sub>SS</sub>	_	V <sub>DD</sub>	V	VRxB:VRxA = '10' (Unbuffered mode)
Input Capacitance	C <sub>REF</sub>	_	29	_	pF	VRxB:VRxA = '10' (Unbuffered mode)
Input Impedance <sup>(6)</sup>	R <sub>L</sub>	63.9	71	78.1	kΩ	$2.7V \le V_{DD} \le 5.5V,$ $VRxB:VRxA = \text{`10'},$ $V_{REF} \ge 1.0V$
Current through V <sub>REF</sub>	I <sub>VREF</sub>	_	_	172.15	μА	Mathematically from R <sub>VREF(min)</sub> spec (at 5.5V)
Total Harmonic Distortion <sup>(1)</sup>	THD	_	-73	_	dB	V <sub>REF</sub> = 2.048V ± 0.1V, VRxB:VRxA = '10', Gx = '0', Frequency = 1 kHz
Dynamic Performance	)					
Major Code Transition Glitch (see C.14 "Major-Code Transition Glitch")		_	10	_	nV-s	1 LSb change around major carry (7FFh to 800h)
Digital Feedthrough (see C.15 "Digital Feed-Through")		_	<2	_	nV-s	

Note 1 This parameter is ensured by design.

Note 6 Resistance is defined as the resistance between the  $V_{REF}$  pin (mode VRxB:VRxA = '10') to  $V_{SS}$  pin. For dual-channel devices (MCP47CXBX2), this is the effective resistance of each resistor ladder. The resistance measurement is one of the two resistor ladders measured in parallel.

#### Standard Operating Conditions (unless otherwise specified):

Operating Temperature: -40°C  $\leq T_A \leq +125$ °C (Extended)

All parameters apply across the specified operating ranges unless noted.

 $V_{DD}$  = +2.7V to 5.5V,  $V_{REF}$  = +1.000V to  $V_{DD},\,V_{SS}$  = 0V,  $R_L$  = 2  $k\Omega$  from  $V_{OUT}$  to GND,  $C_L$  = 100 pF.

Typical specifications represent values for  $V_{DD} = 5.5V$ ,  $T_A = +25$ °C.

Parameters	Sym.	Min.	Тур.	Max.	Units		Conditions
Digital Inputs/Outputs (L	AT0/HVC, L	AT1, A0, A1	)				
Schmitt Trigger High- Input Threshold	V <sub>IH</sub>	0.45 V <sub>DD</sub>	_	_	V	Digital	$V_{DD} \le 5.5V$ (Allows 2.7V $V_{DD}$ with 5.5V Analog $V_{DD}$ , / Digital $V_{DD}$ with 3.0V $V_{DD}$
Schmitt Trigger Low-Input Threshold	V <sub>IL</sub>	_	_	0.2 V <sub>DD</sub>	V		
Hysteresis of Schmitt Trigger Inputs	V <sub>HYS</sub>	_	0.1 V <sub>DD</sub>	_	V		
Input Leakage Current	I <sub>IL</sub>	-1	_	1	μΑ	V <sub>IN</sub> = \	/ <sub>DD</sub> and V <sub>IN</sub> = V <sub>SS</sub>
Pin Capacitance	C <sub>IN</sub> , C <sub>OUT</sub>	_	10	_	pF	$f_C = 3.4$	4 MHz
Digital Interface (SDA, So	CL)						
Output Low Voltage	V <sub>OL</sub>	_	_	0.4	V	$V_{DD} \ge 1$	2.0V, I <sub>OL</sub> = 3 mA
		_	_	0.2 V <sub>DD</sub>	V	V <sub>DD</sub> <	2.0V, I <sub>OL</sub> = 1 mA
Input High Voltage (SDA and SCL Pins)	V <sub>IH</sub>	0.7 V <sub>DD</sub>	_	_	V	1.8V ≤	$V_{DD} \leq 5.5 V$
Input Low Voltage (SDA and SCL Pins)	V <sub>IL</sub>	_	_	0.3 V <sub>DD</sub>	V	1.8V ≤	$V_{DD} \le 5.5V$
Input Leakage	Ι <sub>L</sub>	-1	_	1	μA		$SDA = V_{SS}$ or $SDA = V_{DD}$
Pin Capacitance	C <sub>PIN</sub>	_	10	_	pF	$f_C = 3.4$	4 MHz
RAM Value	_						
Value Range	N	0h	_	FFh	hex	8-bit	
		0h	_	3FFh	hex	10-bit	
		0h	_	FFFh	hex	12-bit	
DAC Register POR/BOR	N	S	ee Table	4-2	hex	8-bit	
Value		S	ee Table	4-2	hex	10-bit	
		See Table 4-2		hex	12-bit		
PDCON Initial Factory Setting	_	S	ee Table	4-2	hex		
Power Requirements							
Power Supply Sensitivity	PSS		0.0015	0.0035	%/%	8-bit	Code = 7Fh
(C.17 "Power-Supply Sensitivity (PSS)")		_	0.0015	0.0035	%/%	10-bit	Code = 1FFh
Jensilivity (F33)		_	0.0015	0.0035	%/%	12-bit	Code = 7FFh

### Standard Operating Conditions (unless otherwise specified):

Operating Temperature:  $-40^{\circ}C \le T_A \le +125^{\circ}C$  (Extended)

All parameters apply across the specified operating ranges unless noted.

 $V_{DD}$  = +2.7V to 5.5V,  $V_{REF}$  = +1.000V to  $V_{DD},\,V_{SS}$  = 0V,  $R_L$  = 2 k $\Omega$  from  $V_{OUT}$  to GND,  $C_L$  = 100 pF.

Typical specifications represent values for  $V_{DD} = 5.5V$ ,  $T_A = +25$ °C.

Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions
Multi-Time Programming	Memory (M	TP)				
MTP Programming Voltage	$V_{PG\_MTP}$	2.0	_	5.5	V	$HVC = V_{IHH}, -20^{\circ}C \le T_A \le +125^{\circ}C$
LAT/HVC pin Voltage for MTP Programming (High Voltage Commands)	V <sub>IHH</sub>	7.25	7.5	7.75V	V	The LAT/HVC pin will be at one of the three input levels (V <sub>IL</sub> , V <sub>IH</sub> or V <sub>IHH</sub> ) <sup>(1,11)</sup> The LAT/HVC pin must supply the required MTP programming current (up to 6.4 mA).
Writes Cycles		_	_	32 <sup>(12)</sup>	Cycles	Note 1
Data Retention	DR <sub>EE</sub>	10	_	_	Years	at +85°C <sup>(1, 2)</sup>
EEPROM Range	Ν	0h		FFh	hex	8-bit
		0h	_	3FFh	hex	10-bit
		0h	_	FFFh	hex	12-bit
		0000h		FFFFh	hex	All General Purpose Memory
Initial Factory Setting	Ν	S	ee Table	4-2	_	
MTP Programming Write Cycle Time	t <sub>WC(MTP)</sub>	_	_	250	μs	$V_{DD} = +2.0V \text{ to } 5.5V,$ $-20^{\circ}\text{C} \le T_{A} \le +125^{\circ}\text{C}$ <b>Note 1</b>

Note 1 This parameter is ensured by design.

Note 11 High Voltage on the LAT/HVC pin must be limited to the command + programming time. After the Programming cycle, the LAT/HVC pin voltage must be returned to 5.5V or lower.

Note 12 After 32 MTP write cycles, writes are inhibited and the 32nd write value is retained (not corrupted).

#### DC Notes:

- 1. This parameter is ensured by design.
- 2. This parameter is ensured by characterization.
- 3. POR/BOR voltage trip point is not slope dependent. Hysteresis implemented with time delay.
- 4. Supply current is independent of current through the resistor ladder in mode VRxB:VRxA = '10'.
- 5. The PDxB:PDxA = '01', '10', and '11' configurations should have the same current.
- Resistance is defined as the resistance between the V<sub>REF</sub> pin (mode VRxB:VRxA = '10') to V<sub>SS</sub> pin. For dualchannel devices (MCP47CXBX2), this is the effective resistance of each resistor ladder. The resistance measurement is one of the two resistor ladders measured in parallel.
- 7. This gain error does not include the offset error.
- 8. Within 1/2 LSb of the final value, when code changes from 1/4 to 3/4 of FSR. (Example: 400h to C00h in 12-bit device.)
- 9. Code Range dependent on resolution: 8-bit, codes 4 to 252; 10-bit, codes 16 to 1008; 12-bit, codes 64 to 4032.
- 10. Variation of one output voltage to mean output voltage for dual devices only.
- 11. High Voltage on the LAT/HVC pin must be limited to the command + programming time. After the Programming cycle, the LAT/HVC pin voltage must be returned to 5.5V or lower.
- 12. After 32 MTP write cycles, writes are inhibited and the 32nd write value is retained (not corrupted).

### 1.1 Timing Waveforms and Requirements

### 1.1.1 WIPER SETTLING TIME




FIGURE 1-1: V<sub>OUT</sub> Settling Time Waveforms.

TABLE 1-1: WIPER SETTLING TIMING

			•	d Operating Conditions (unless otherwise specified): g Temperature: $-40$ °C $\le T_A \le +125$ °C (Extended)							
Timing Characterist	ics	All parameters apply across the specified operating ranges unless noted. $V_{DD}$ = +1.8V to 5.5V, $V_{SS}$ = 0V, $R_L$ = 2 k $\Omega$ from $V_{OUT}$ to GND, $C_L$ = 100 pF. Typical specifications represent values for $V_{DD}$ = 5.5V, $T_A$ = +25°C.									
Parameters	Sym.	Min.	Тур.	Max.	Units		Conditions				
V <sub>OUT</sub> Settling Time (±1 LSb error band, C <sub>L</sub> = 100 pF) (see C.13 "Set- tling Time")	t <sub>S</sub>	_	16	_	μs	12-bit	Code = $400h \rightarrow C00h$ ; $C00h \rightarrow 400h^{(2)}$				

Note 2 Within 1/2 LSb of final value when code changes from 1/4 to 3/4 of FSR.

## 1.2 I<sup>2</sup>C Mode Timing Waveforms and Requirements




FIGURE 1-2: Power-on and Brown-out Reset Waveforms.




FIGURE 1-3: I<sup>2</sup>C Power-Down Command Timing.

### TABLE 1-2: RESET TIMING

Timing Characteristics			Standard Operating Conditions (unless otherwise specified): Operating Temperature: -40°C $\leq$ T <sub>A</sub> $\leq$ +125°C (Extended) All parameters apply across the specified operating ranges unless noted. V <sub>DD</sub> = +2.7V to 5.5V, V <sub>SS</sub> = 0V, R <sub>L</sub> = 2 k $\Omega$ from V <sub>OUT</sub> to GND, C <sub>L</sub> = 100 pF. Typical specifications represent values for V <sub>DD</sub> = 5.5V, T <sub>A</sub> = +25°C.						
Parameters Sym.			Тур.	Max.	Units	Conditions			
Power-on Reset Delay	t <sub>POR2SIA</sub>	_		160	μs	Single	Monitor ACK bit response to ensure		
		_	-	175		Dual	the device responds to command.		
Brown-out Reset Delay	t <sub>BORD</sub>	_	45	_	μs	$V_{DD}$ transitions from $V_{DD(MIN)} \rightarrow V_{POR}$ $V_{OUT}$ driven to $V_{OUT}$ disabled			
Power-Down: V <sub>OUT</sub> Disable Time Delay	T <sub>PDD</sub>		1	_	μs	PDxB:PDxA = "00" $\rightarrow$ '11', '10', or '01' started from the falling edge of the SCL at the end of the 8th clock cycle.  Volatile DAC register = FFh, $V_{OUT}$ = 10 mV. $V_{OUT}$ not connected.			
Power-Down: V <sub>OUT</sub> Enable Time Delay	T <sub>PDE</sub>	_	10.5	_	μs	PDxB:PDxA = '11', '10', or '01' -> "00" started from the falling edge of the SCL at the end of the 8th clock cycle.  VOUT = VOUT - 10 mV. VOUT not connected.			





FIGURE 1-4: I<sup>2</sup>C Bus Start/Stop Bits and HVC Timing Waveforms.

TABLE 1-3: I<sup>2</sup>C BUS START/STOP BITS AND LAT REQUIREMENTS

I2C AC CharacteristicsStandard Operating Conditions (unless otherwise specified):Operating Temperature:  $-40^{\circ}C \le T_A \le +125^{\circ}C$  (Extended). The Operating Voltage range is described in Section "DC Characteristics"

Param. No.	Sym.	Characte	ristic	Min.	Max.	Units	Conditions
- F <sub>SCL</sub>		SCL Pin Frequency	Standard mode	0	100	kHz	$C_b = 400 \text{ pF}, 1.8 \text{V} - 5.5 \text{V}^{(1)}$
			Fast mode	0	400	kHz	$C_b = 400 \text{ pF}, 2.7\text{V}-5.5\text{V}$
			High Speed 1.7	0	1.7	MHz	C <sub>b</sub> = 400 pF, 4.5V-5.5V
			High Speed 3.4	0	3.4	MHz	C <sub>b</sub> = 100 pF, 4.5V-5.5V
D102	C <sub>b</sub>	Bus Capacitive	100 kHz mode	_	400	pF	_
		Loading	400 kHz mode	_	400	pF	
			1.7 MHz mode	_	400	pF	
			3.4 MHz mode	_	100	pF	
90	T <sub>SU:STA</sub>	Start Condition Setup Time	100 kHz mode	4700	_	ns	Note 1
			400 kHz mode	600		ns	
	(Only relevant for repeated Start condition)	1.7 MHz mode	160	_	ns	Note 1	
		3.4 MHz mode	160	_	ns		
91	T <sub>HD:STA</sub>	Start Condition Hold Time	100 kHz mode	4000	_	ns	Note 1
			400 kHz mode	600	_	ns	
	(After this period, the first clock pulse is generated)	1.7 MHz mode	160	_	ns	Note 1	
		3.4 MHz mode	160	_	ns		
92 T <sub>SU:STO</sub>		Stop Condition Setup Time	100 kHz mode	4000	_	ns	Note 1
00.010	400 kHz mode		600	_	ns		
			1.7 MHz mode	160	_	ns	Note 1
			3.4 MHz mode	160	_	ns	
93 T <sub>HD:STO</sub>	Stop Condition Hold Time	100 kHz mode	4000	_	ns	Note 1	
		400 kHz mode	600	_	ns		
		1.7 MHz mode	160	_	ns	Note 1	
			3.4 MHz mode	160	_	ns	
94	T <sub>HVCSU</sub>	HVC High to SCL High (of Start condition) – Setup Time		0	_	μs	High-Voltage commands

**Note 1** Not Tested. This parameter ensured by characterization.



**FIGURE 1-5:** I<sup>2</sup>C Bus Data Timing Waveforms.

TABLE 1-4: I<sup>2</sup>C BUS REQUIREMENTS (SLAVE MODE)

I <sup>2</sup> C AC Characteristics		Standard Operating Conditions (unless otherwise specified): Operating Temperature: $-40^{\circ}\text{C} \le T_{\text{A}} \le +125^{\circ}\text{C}$ (Extended). The Operating Voltage range is described in Section "DC Characteristics".						
Param. No.	Sym.	Charac	cteristic	Min.	Max.	Units	Conditions	
100	T <sub>HIGH</sub> Clock high time		100 kHz mode	4000		ns	1.8V-5.5V <sup>(1)</sup>	
	111011		400 kHz mode	600	_	ns	2.7V-5.5V	
			1.7 MHz mode	120	_	ns	4.5V-5.5V <sup>(1)</sup>	
			3.4 MHz mode	60	_	ns	4.5V-5.5V <sup>(1)</sup>	
101	$T_{LOW}$	Clock low time	100 kHz mode	4700	_	ns	1.8V-5.5V <sup>(1)</sup>	
			400 kHz mode	1300	1	ns	2.7V-5.5V	
			1.7 MHz mode	320	1	ns	4.5V-5.5V <sup>(1)</sup>	
			3.4 MHz mode	160	1	ns	4.5V-5.5V <sup>(1)</sup>	
102A <sup>(1)</sup>	102A <sup>(1)</sup> T <sub>RSCL</sub>	SCL rise time	100 kHz mode	_	1000	ns	C <sub>b</sub> is specified to be from	
		400 kHz mode	$20 + 0.1C_b^{(4)}$	300	ns	10 to 400 pF (100 pF maximum for 3.4 MHz		
		1.7 MHz mode	20	80	ns	mode)		
		1.7 MHz mode	20	160	ns	After a Repeated Start condition or an Acknowledge bit		
1		3.4 MHz mode	10	40	ns	_		
			3.4 MHz mode	10	80	ns	After a Repeated Start condition or an Acknowledge bit	
102B <sup>(1)</sup>	$T_{RSDA}$	SDA rise time	100 kHz mode	_	1000	ns	Cb is specified to be from	
			400 kHz mode	20 + 0.1C <sub>b</sub>	300	ns	10 to 400 pF (100 pF	
		1.7 MHz mode	20	160	ns	maximum for 3.4 MHz mode)		
		3.4 MHz mode	10	80	ns			
103A <sup>(1)</sup>	103A <sup>(1)</sup> T <sub>FSCL</sub>	SCL fall time	100 kHz mode	_	300	ns	C <sub>b</sub> is specified to be from	
		400 kHz mode	20 + 0.1C <sub>b</sub>	300	ns	10 to 400 pF (100 pF maximum for		
		1.7 MHz mode	20	80	ns	3.4 MHz mode) <sup>(4)</sup>		
			3.4 MHz mode	10	40	ns	,	

Note 1 Not Tested. This parameter ensured by characterization.

Note 4 Use Cb in pF for the calculations.

### I<sup>2</sup>C BUS REQUIREMENTS (SLAVE MODE) (CONTINUED)

I <sup>2</sup> C AC Characteristics		Standard Operating Conditions (unless otherwise specified): Operating Temperature: $-40^{\circ}\text{C} \le T_{\text{A}} \le +125^{\circ}\text{C}$ (Extended). The Operating Voltage range is described in Section "DC Characteristics".						
Param. No.	Sym.	Charac	cteristic	Min.	Max.	Units	Conditions	
103B <sup>(1)</sup> T <sub>FSDA</sub>		SDA fall time	100 kHz mode	_	300	ns	C <sub>b</sub> is specified to be from	
			400 kHz mode	20 + 0.1C <sub>b</sub>	300	ns	10 to 400 pF	
			1.7 MHz mode	20	160	ns	(100 pF maximum for 3.4 MHz mode) <sup>(4)</sup>	
			3.4 MHz mode	10	80	ns	,	
106	T <sub>HD:DAT</sub>	Data input hold	100 kHz mode	0	_	ns	1.8V-5.5V <sup>(5)</sup>	
		time	400 kHz mode	0	_	ns	2.7V-5.5V <sup>(5)</sup>	
			1.7 MHz mode	0	_	ns	4.5V-5.5V <sup>(1,5)</sup>	
			3.4 MHz mode	0	_	ns	4.5V-5.5V <sup>(1,5)</sup>	
107	T <sub>SU:DAT</sub>	Data input	100 kHz mode	250	_	ns	Note 1, Note 6	
	setup time	400 kHz mode	100	_	ns	Note 6		
		1.7 MHz mode	10	_	ns	Note 1, Note 6		
		3.4 MHz mode	10	_	ns	Note 1, Note 6		
109 T <sub>AA</sub>	Output valid from clock	100 kHz mode	_	3450	ns	Note 1, Note 5, Note 7, Note 9		
		400 kHz mode	_	900	ns	Note 5, Note 7, Note 9		
		1.7 MHz mode	_	150	ns	$C_b = 100 \text{ pF}^{(1, 8, 9)}$		
				_	310	ns	$C_b = 400 \text{ pF}^{(1, 9)}$	
			3.4 MHz mode	_	150	ns	$C_b = 100 \text{ pF}^{(1, 9)}$	
110	110 T <sub>BUF</sub>	UF Bus free time	100 kHz mode	4700	_	ns	Time the bus must be free	
		400 kHz mode	1300	_	ns	before a new transmission		
		1.7 MHz mode	N.A.	_	ns	can start <sup>(1)</sup>		
		3.4 MHz mode	N.A.	_	ns			
111 T <sub>SP</sub>	Input filter spike suppression (SDA and SCL)	100 kHz mode	_	50	ns	NXP Spec states N.A. <sup>(1)</sup>		
		400 kHz mode	_	50	ns			
		1.7 MHz mode	_	10	ns	Spike suppression		
		3.4 MHz mode	_	10	ns	Spike suppression		

- Note 1 Not Tested. This parameter ensured by characterization.
- Note 4 Use Cb in pF for the calculations.
- Note 5 A Master Transmitter must provide a delay to ensure that the difference between SDA and SCL fall times does not unintentionally create a Start or Stop condition.
- Note 6 A fast-mode (400 kHz)  $I^2C$  bus device can be used in a standard-mode (100 kHz)  $I^2C$  bus system, but the requirement  $t_{SU;DAT} \ge 250$  ns must then be met. This will automatically be the case if the device does not stretch the Low period of the SCL signal. If such a device does stretch the Low period of the SCL signal, it must output the next data bit to the SDA line  $T_R$  max.+ $t_{SU;DAT}$  = 1000 + 250 = 1250 ns (according to the standard-mode  $I^2C$  bus specification) before the SCL line is released.
- Note 7 As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (minimum 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.
- Note 8 Ensured by the T<sub>AA</sub> 3.4 MHz specification test.
- Note 9 The specification is not part of the  $I^2C$  specification.  $T_{AA} = T_{HD:DAT} + T_{FSDA}$  (or  $T_{RSDA}$ ).

#### **Timing Notes:**

- 1. Not Tested. This parameter ensured by characterization.
- 2. Within 1/2 LSb of final value when code changes from 1/4 to 3/4 of FSR.
- 3. The transition of the LAT signal between 10 ns before the rising edge (Spec 94) and 250 ns after the rising edge (Spec 95) of the SCL signal is indeterminate whether the change in V<sub>OUT</sub> is delayed or not.
- 4. Use Cb in pF for the calculations.
- 5. A Master Transmitter must provide a delay to ensure that the difference between SDA and SCL fall times does not unintentionally create a Start or Stop condition.
- 6. A fast-mode (400 kHz) I<sup>2</sup>C bus device can be used in a standard-mode (100 kHz) I<sup>2</sup>C bus system, but the requirement t<sub>SU;DAT</sub> ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the Low period of the SCL signal. If such a device does stretch the Low period of the SCL signal, it must output the next data bit to the SDA line T<sub>R</sub> max.+t<sub>SU;DAT</sub> = 1000 + 250 = 1250 ns (according to the standard-mode I<sup>2</sup>C bus specification) before the SCL line is released.
- 7. As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (minimum 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.
- 8. Ensured by the T<sub>AA</sub> 3.4 MHz specification test.
- 9. The specification is not part of the  $I^2C$  specification.  $T_{AA} = T_{HD:DAT} + T_{FSDA}$  (or  $T_{RSDA}$ ).

### **TEMPERATURE SPECIFICATIONS**

<b>Electrical Specifications:</b> Unless otherwise indicated, $V_{DD} = +2.7V$ to $+5.5V$ , $V_{SS} = GND$ .								
Parameters	Sym.	Min.	Typical	Max.	Units	Conditions		
Temperature Ranges								
Specified Temperature Range	T <sub>A</sub>	-40	_	+125	°C			
Operating Temperature Range	T <sub>A</sub>	-40		+125	°C			
Storage Temperature Range	T <sub>A</sub>	-65	_	+150	°C			
Thermal Package Resistances								
Thermal Resistance, 10L-MSOP	$\theta_{\sf JA}$	_	206	_	°C/W			
Thermal Resistance, 10L-DFN (3 x 3)	$\theta_{JA}$	_	91	_	°C/W			
Thermal Resistance, 16L-QFN (3 x 3)	$\theta_{JA}$	_	58	_	°C/W			

NOTES:

#### 2.0 TYPICAL PERFORMANCE CURVES

: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

#### 2.1 Electrical Data




FIGURE 2-1: Average Device Supply Current vs. F<sub>SCL</sub> Frequency, Voltage and Temperature - Active Interface, VRxB:VRxA = '00', (V<sub>DD</sub> Mode).







FIGURE 2-2: Average Device Supply Current vs. F<sub>SCL</sub> Frequency, Voltage and Temperature - Active Interface, VRxB:VRxA = '01' (Band Gap Mode).




**FIGURE 2-3:** Average Device Supply Current vs.  $F_{SCL}$  Frequency, Voltage and Temperature - Active Interface, VRxB:VRxA= '11' ( $V_{REF}$  Buffered Mode).



**FIGURE 2-4:** Average Device Supply Current - Inactive Interface (SCL =  $V_{IH}$  or  $V_{IL}$ ) vs. Voltage and Temperature, VRxB:VRxA = '00' ( $V_{DD}$  Mode).



**FIGURE 2-5:** Average Device Supply Current - Inactive Interface (SCL =  $V_{IH}$  or  $V_{IL}$ ) vs. Voltage and Temperature, VRxB:VRxA = '11' (Band Gap Mode).



**FIGURE 2-6:** Average Device Supply Current - Inactive Interface (SCL =  $V_{IH}$  or  $VI_L$ ) vs. Voltage and Temperature, VRxB:VRxA = '01' ( $V_{REF}$  Buffered Mode).






FIGURE 2-7: Average Device Supply Current vs. F<sub>SCL</sub> Frequency, Voltage and Temperature - Active Interface, VRxB:VRxA = '10' (V<sub>REF</sub> Unbuffered Mode).




**FIGURE 2-8:** Average Device Supply Active Current ( $I_{DDA}$ ) (at 5.5V and  $F_{SCL} = 3.4$  MHz) vs. Temperature and DAC Reference Voltage Mode.




**FIGURE 2-9:** Average Device Supply Current - Inactive Interface (SCL =  $V_{IH}$  or  $V_{IL}$ ) vs. Voltage and Temperature, VRxB:VRxA = '10' ( $V_{REF}$  Unbuffered Mode).

#### 2.2 Linearity Data


2.2.1 TOTAL UNADJUSTED ERROR (TUE) - MCP47CXB2X (12-BIT),  $V_{REF} = V_{DD}$  (VRXB:VRXA = '10'), GAIN = 1X, CODE 64-4032




**FIGURE 2-10:** Total Unadjusted Error  $(V_{OUT})$  vs. DAC Code and Temperature (Single Channel - MCP47CXB21),  $V_{DD} = 5.5V$ .




**FIGURE 2-11:** Total Unadjusted Error  $(V_{OUT})$  vs. DAC Code and Temperature (Single Channel - MCP47CXB21),  $V_{DD} = 2.7V$ .




**FIGURE 2-12:** Total Unadjusted Error  $(V_{OUT})$  vs. DAC Code and Temperature (Single Channel - MCP47CXB21),  $V_{DD} = 1.8V$ .



**FIGURE 2-13:** Total Unadjusted Error  $(V_{OUT})$  vs. DAC Code and Temperature (Dual Channel - MCP47CXB22),  $V_{DD} = 5.5V$ .




**FIGURE 2-14:** Total Unadjusted Error  $(V_{OUT})$  vs. DAC Code and Temperature (Dual Channel - MCP47CXB22),  $V_{DD} = 2.7V$ .




**FIGURE 2-15:** Total Unadjusted Error  $(V_{OUT})$  vs. DAC Code and Temperature (Dual Channel - MCP47CXB22),  $V_{DD} = 1.8V$ .


2.2.2 INTEGRAL NONLINEARITY (INL) - MCP47CXB2X (12-BIT),  $V_{REF} = V_{DD}$  (VRXB:VRXA = '10'), GAIN = 1X, CODE 64-4032




**FIGURE 2-16:** INL Error vs. DAC Code and Temperature (Single Channel - MCP47CXB21),  $V_{DD} = 5.5V$ .




**FIGURE 2-17:** INL Error vs. DAC Code and Temperature (Single Channel - MCP47CXB21),  $V_{DD} = 2.7V$ .




**FIGURE 2-18:** INL Error vs. DAC Code and Temperature (Single Channel - MCP47CXB21),  $V_{DD} = 1.8V$ .



**FIGURE 2-19:** INL Error vs. DAC Code and Temperature (Dual Channel - MCP47CXB22),  $V_{DD} = 5.5V$ .




**FIGURE 2-20:** INL Error vs. DAC Code and Temperature (Code 100-4000) (Dual Channel - MCP47CXB22),  $V_{DD} = 2.7V$ .




**FIGURE 2-21:** INL Error vs. DAC Code and Temperature (Dual Channel - MCP47CXB22),  $V_{DD} = 1.8V$ .


2.2.3 DIFFERENTIAL NONLINEARITY (DNL) - MCP47CXB2X (12-BIT),  $V_{REF} = V_{DD}$  (VRXB:VRXA = '10'), GAIN = 1X, CODE 64 - 4032




**FIGURE 2-22:** DNL Error vs. DAC Code and Temperature (Single Channel - MCP47CXB21),  $V_{DD} = 5.5V$ .




**FIGURE 2-23:** DNL Error vs. DAC Code and Temperature (Single Channel - MCP47CXB21),  $V_{DD} = 2.7V$ .




**FIGURE 2-24:** DNL Error vs. DAC Code and Temperature (Single Channel - MCP47CXB21),  $V_{DD} = 1.8V$ .



**FIGURE 2-25:** DNL Error vs. DAC Code and Temperature (Dual Channel - MCP47CXB22),  $V_{DD} = 5.5V$ .




**FIGURE 2-26:** DNL Error vs. DAC Code and Temperature (Dual Channel - MCP47CXB22),  $V_{DD} = 2.7V$ .




**FIGURE 2-27:** DNL Error vs. DAC Code and Temperature (Dual Channel - MCP47CXB22),  $V_{DD} = 1.8V$ .


2.2.4 TOTAL UNADJUSTED ERROR (TUE) - MCP47CXB2X (12-BIT), EXTERNAL  $V_{REF} = 0.5 V_{DD}$  (VRXB:VRXA = '10'), UNBUFFERED, CODE 64 - 4032




**FIGURE 2-28:** Total Unadjusted Error  $(V_{OUT})$  vs. DAC Code and Temperature (Single Channel - MCP47CXB21),  $V_{REF} = 0.5 \times V_{DD} = 2.75V$ , Gain = 2X.



**FIGURE 2-29:** Total Unadjusted Error  $(V_{OUT})$  vs. DAC Code and Temperature (Single Channel - MCP47CXB21),  $V_{REF} = 0.5 \times V_{DD} = 1.35V$ , Gain = 2X.




**FIGURE 2-30:** Total Unadjusted Error  $(V_{OUT})$  vs. DAC Code, and Temperature (Dual Channel - MCP47CXB22),  $V_{REF} = 0.5 \times V_{DD} = 2.75V$ , Gain = 2X.




**FIGURE 2-31:** Total Unadjusted Error  $(V_{OUT})$  vs. DAC Code and Temperature (Dual Channel - MCP47CXB22),  $V_{REF} = 0.5 \times V_{DD} = 1.35V$ , Gain = 2X.


2.2.5 INTEGRAL NONLINEARITY (INL) - MCP47CXB2X (12-BIT), EXTERNAL  $V_{REF} = 0.5 V_{DD}$  (VRXB:VRXA = '10'), UNBUFFERED, CODE 64 - 4032




**FIGURE 2-32:** INL Error vs. DAC Code and Temperature (Single Channel - MCP47CXB21),  $V_{REF} = 0.5 \times V_{DD} = 2.75V$ , Gain = 2X.



**FIGURE 2-33:** INL Error vs. DAC Code and Temperature (Single Channel - MCP47CXB21),  $V_{REF} = 0.5 \times V_{DD} = 1.35V$ , Gain = 2X.




**FIGURE 2-34:** INL Error vs. DAC Code and Temperature (Dual Channel - MCP47CXB22),  $V_{REF} = 0.5 \times V_{DD} = 2.75V$ , Gain = 2X.



**FIGURE 2-35:** INL Error vs. DAC Code and Temperature (Dual Channel - MCP47CXB22),  $V_{REF} = 0.5 \times V_{DD} = 1.35V$ , Gain = 2X.

2.2.6 DIFFERENTIAL NONLINEARITY ERROR (DNL) - MCP47CXB2X (12-BIT), EXTERNAL

 $V_{REF} = 0.5 V_{DD}$  (VRXB:VRXA = '10'), UNBUFFERED, CODE 64 - 4032



**FIGURE 2-36:** DNL Error vs. DAC Code and Temperature (Single Channel - MCP47CXB21),  $V_{DD} = 5.5V$ ,  $V_{REF} = 0.5 \times V_{DD} = 2.75V$ .





FIGURE 2-37: DNL Error vs. DAC Code and Temperature (Single Channel - MCP47CXB21),  $V_{DD} = 5.5V$ ,  $V_{REF} = 0.5 \times V_{DD} = 1.35V$ .



**FIGURE 2-38:** DNL Error vs. DAC Code and Temperature (Dual Channel - MCP47CXB22),  $V_{DD} = 5.5V$ ,  $V_{REF} = 0.5 \times V_{DD} = 2.75V$ .






FIGURE 2-39: DNL Error vs. DAC Code and Temperature (Dual Channel - MCP47CXB22),  $V_{DD} = 5.5V$ ,  $V_{REF} = 0.5 \times V_{DD} = 1.35V$ .


2.2.7 TOTAL UNADJUSTED ERROR (TUE) - MCP47CXB2X (12-BIT), V<sub>REF</sub> = INTERNAL BAND GAP (VRXB:VRXA = '01'), CODE 64 - 4032




**FIGURE 2-40:** Total Unadjusted Error  $(V_{OUT})$  vs. DAC Code and Temperature (Single Channel - MCP47CXB21),  $V_{DD} = 5.5V$ , Gain = 1X.




**FIGURE 2-41:** Total Unadjusted Error  $(V_{OUT})$  vs. DAC Code and Temperature (Single Channel - MCP47CXB21),  $V_{DD} = 5.5V$ , Gain = 2X.




**FIGURE 2-42:** Total Unadjusted Error  $(V_{OUT})$  vs. DAC Code and Temperature (Single Channel - MCP47CXB21),  $V_{DD} = 2.7V$ , Gain = 1X.




**FIGURE 2-43:** Total Unadjusted Error  $(V_{OUT})$  vs. DAC Code and Temperature (Dual Channel - MCP47CXB22),  $V_{DD} = 5.5V$ , Gain = 1X.




**FIGURE 2-44:** Total Unadjusted Error  $(V_{OUT})$  vs. DAC Code and Temperature (Dual Channel - MCP47CXB22),  $V_{DD} = 5.5V$ , Gain = 2X.




**FIGURE 2-45:** Total Unadjusted Error  $(V_{OUT})$  vs. DAC Code and Temperature (Dual Channel - MCP47CXB22),  $V_{DD} = 2.7V$ , Gain = 1X.




**FIGURE 2-46:** Total Unadjusted Error  $(V_{OUT})$  vs. DAC Code and Temperature (Single Channel - MCP47CXB21),  $V_{DD} = 2.7V$ , Gain = 2X.




**FIGURE 2-47:** Total Unadjusted Error  $(V_{OUT})$  vs. DAC Code and Temperature (Single Channel - MCP47CXB21),  $V_{DD} = 1.8V$ , Gain = 1X.




**FIGURE 2-48:** Total Unadjusted Error  $(V_{OUT})$  vs. DAC Code, 25°C, Gain = 1X.




**FIGURE 2-49:** Total Unadjusted Error  $(V_{OUT})$  vs. DAC Code and Temperature (Dual Channel - MCP47CXB22),  $V_{DD} = 2.7V$ , Gain = 2X.



**FIGURE 2-50:** Total Unadjusted Error  $(V_{OUT})$  vs. DAC Code and Temperature (Dual Channel - MCP47CXB22),  $V_{DD} = 1.8V$ , Gain = 1X.




**FIGURE 2-51:** Total Unadjusted Error  $(V_{OUT})$  vs. DAC Code, 25°C, Gain = 2X.




**FIGURE 2-52:** Total Unadjusted Error  $(V_{OUT})$  vs. DAC Code, 25°C, Gain = 1X and 2X.


2.2.8 INTEGRAL NONLINEARITY ERROR (INL) - MCP47CXB2X (12-BIT), V<sub>REF</sub> = INTERNAL BAND GAP (VRXB:VRXA = '01'), CODE 64-4032



**FIGURE 2-53:** INL Error vs. DAC Code and Temperature (Single Channel - MCP47CXB21),  $V_{DD} = 5.5V$ , Gain = 1X.



**FIGURE 2-54:** INL Error vs. DAC Code and Temperature (Single Channel - MCP47CXB21),  $V_{DD} = 5.5V$ , Gain = 2X.



**FIGURE 2-55:** INL Error vs. DAC Code and Temperature (Single Channel - MCP47CXB21),  $V_{DD} = 2.7V$ , Gain = 1X.




FIGURE 2-56: INL Error vs. DAC Code and Temperature (Dual Channel - MCP47CXB22),  $V_{DD} = 5.5V$ , Gain = 1X.







FIGURE 2-57: INL Error vs. DAC Code and Temperature (Dual Channel - MCP47CXB22),  $V_{DD} = 5.5V$ , Gain = 2X.




**FIGURE 2-58:** INL Error vs. DAC Code and Temperature (Dual Channel - MCP47CXB22),  $V_{DD} = 2.7V$ , Gain = 1X.




**FIGURE 2-59:** INL Error vs. DAC Code and Temperature (Single Channel - MCP47CXB21),  $V_{DD} = 2.7V$ , Gain = 2X.




**FIGURE 2-60:** INL Error vs. DAC Code and Temperature (Single Channel - MCP47CXB21),  $V_{DD} = 1.8V$ , Gain = 1X.




**FIGURE 2-61:** INL Error vs. DAC Code,  $25^{\circ}$ C, Gain = 1X.




**FIGURE 2-62:** INL Error vs. DAC Code and Temperature (Dual Channel - MCP47CXB22),  $V_{DD} = 2.7V$ , Gain = 2X.



**FIGURE 2-63:** INL Error vs. DAC Code and Temperature (Dual Channel - MCP47CXB22),  $V_{DD} = 1.8V$ , Gain = 1X.




**FIGURE 2-64:** INL Error vs. DAC Code, 25°C, Gain = 2X.



**FIGURE 2-65:** INL Error vs. DAC Code, 25°C, Gain = 1X and 2X.

2.2.9 DIFFERENTIAL NONLINEARITY ERROR (DNL) - MCP47CXB2X (12-BIT),  $V_{REF}$  = INTERNAL BAND GAP (VRXB:VRXA = '01'), CODE 64-4032



**FIGURE 2-66:** DNL Error vs. DAC Code and Temperature (Single Channel - MCP47CXB21),  $V_{DD} = 5.5V$ , Gain = 1X.






FIGURE 2-67: DNL Error vs. DAC Code and Temperature (Single Channel - MCP47CXB21), V<sub>DD</sub> = 5.5V, Gain = 2X.



**FIGURE 2-68:** DNL Error vs. DAC Code and Temperature (Single Channel - MCP47CXB21),  $V_{DD} = 2.7V$ , Gain = 1X.



**FIGURE 2-69:** DNL Error vs. DAC Code and Temperature (Dual Channel - MCP47CXB22),  $V_{DD} = 5.5V$ , Gain = 1X.




FIGURE 2-70: DNL Error vs. DAC Code and Temperature (Dual Channel - MCP47CXB22),  $V_{DD} = 5.5V$ , Gain = 2X.




FIGURE 2-71: DNL Error vs. DAC Code and Temperature (Dual Channel - MCP47CXB22), V<sub>DD</sub> = 2.7V, Gain = 1X.





FIGURE 2-72: DNL Error vs. DAC Code and Temperature (Single Channel - MCP47CXB21),  $V_{DD} = 2.7V$ , Gain = 2X.



**FIGURE 2-73:** DNL Error vs. DAC Code and Temperature (Single Channel - MCP47CXB21),  $V_{DD} = 1.8V$ , Gain = 1X.





FIGURE 2-74: DNL Error vs. DAC Code, 25°C, Gain = 1X.



**FIGURE 2-75:** DNL Error vs. DAC Code and Temperature (Dual Channel - MCP47CXB22),  $V_{DD} = 2.7V$ , Gain = 2X.






FIGURE 2-76: DNL Error vs. DAC Code and Temperature (Dual Channel - MCP47CXB22), V<sub>DD</sub> = 1.8V, Gain = 1X.



**FIGURE 2-77:** DNL Error vs. DAC Code,  $25^{\circ}$ C, Gain = 2X.



**FIGURE 2-78:** DNL Error vs. DAC Code,  $25^{\circ}$ C, Gain = 1X and 2X.

NOTES:

### 3.0 PIN DESCRIPTIONS

Overviews of the pin functions are provided in Sections 3.1 "Positive Power Supply Input  $(V_{DD})$ " through Section 3.9 "No Connect (NC)".

The descriptions of the pins for the single-DAC output device are listed in Table 3-1, and descriptions for the dual-DAC output device are listed in Table 3-2.

TABLE 3-1: MCP47CXBX1 (SINGLE-DAC) PIN FUNCTION TABLE

	Pin				Buffer	
MSOP 10L	DFN 10L	QFN 16L	Symbol	I/O	Type Description	
1	1	16	$V_{DD}$		Р	Supply Voltage Pin
2	2	1	A0	I	ST	I <sup>2</sup> C Slave Address Bit 0 Pin
3	3	2	V <sub>REF</sub>	Α	Analog	Voltage Reference Input/Output Pin
4	4	3	V <sub>OUT</sub>	Α	Analog	Buffered Analog Voltage Output Pin
5	5	4,5,6,7, 8,14,15	NC	_	_	Not Internally Connected
6	6	9	LAT/HVC	I	ST	DAC Wiper Register Latch/High-Voltage Command Pin. The Latch Pin allows the value in the volatile DAC registers (wiper and configuration bits) to be transferred to the DAC output (V <sub>OUT</sub> ).  High-Voltage Commands allow the User MTP Configuration bits to be written.
7	7	10	V <sub>SS</sub>	_	Р	Ground Reference Pin for all circuitries on the device
8	8	11	A1	I	ST	I <sup>2</sup> C Slave Address Bit 1 Pin
9	9	12	SCL	I	ST	I <sup>2</sup> C Serial Clock Pin
10	10	13	SDA	I/O	ST	I <sup>2</sup> C Serial Data Pin
_	_	17	EP	_	Р	Exposed Thermal Pad Pin, must be connected to V <sub>SS</sub>

Note 1: A = Analog, I = Input, ST = Schmitt Trigger, O = Output, I/O = Input/Output, P = Power

TABLE 3-2: MCP47CXBX2 (DUAL-DAC) PIN FUNCTION TABLE

Pin					D		
MSOP 10L	DFN 10L	QFN 16L	Symbol	I/O	Buffer Type	Description	
1	1	16	$V_{DD}$	_	Р	Supply Voltage Pin	
2	2	1	A0	I	ST	I <sup>2</sup> C Slave Address Bit 0 Pin	
3	3	_	$V_{REF}$	Α	Analog	Voltage Reference Input/Output Pin	
_	_	2	V <sub>REF0</sub>	Α	Analog	Voltage Reference Input/Output Pin for DAC0	
_		4	V <sub>REF1</sub>	Α	Analog	Voltage Reference Input/Output Pin for DAC1	
4	4	3	$V_{OUT0}$	Α	Analog	Buffered Analog Voltage Output 0 Pin	
5	5	5	V <sub>OUT1</sub>	Α	Analog	Buffered Analog Voltage Output 1 Pin	
_	l	6,7,14, 15	NC			Not Internally Connected	
6	6		LAT/HVC	I	ST	DAC Wiper Register Latch/High-Voltage Command Pin. The Latch Pin allows the value in the volatile DAC registers (wiper and configuration bits) to be transferred to the DAC output (V <sub>OUT</sub> ).  High-Voltage Commands allow the User MTP Configuration bits to be written.	
	_	9	LAT0/HVC	I	ST	DAC0 Wiper Register Latch/High-Voltage Command Pin. The Latch Pin allows the value in the volatile DAC0 registers (wiper and configuration bits) to be transferred to the DAC0 output (V <sub>OUT0</sub> ). High-Voltage Commands allow the User MTP Configuration bits to be written.	
_	_	8	LAT1	I	ST	DAC1 Wiper Register Latch Pin. The Latch Pin allows the value in the volatile DAC0 registers (wiper and configuration bits) to be transferred to the DAC0 output (V <sub>OUT0</sub> ).	
7	7	10	V <sub>SS</sub>	_	Р	Ground Reference Pin for all circuitries on the device	
8	8	11	A1	I	ST	I <sup>2</sup> C Slave Address Bit 1 Pin	
9	9	12	SCL	I	ST	I <sup>2</sup> C Serial Clock Pin	
10	10	13	SDA	I/O	ST	I <sup>2</sup> C Serial Data Pin	

Note 1: A = Analog, I = Input, ST = Schmitt Trigger, O = Output, I/O = Input/Output, P = Power

### 3.1 Positive Power Supply Input (V<sub>DD</sub>)

 $V_{DD}$  is the positive supply voltage input pin. The input supply voltage is relative to  $V_{SS}$ .

The power supply at the  $V_{DD}$  pin should be as clean as possible for good DAC performance. It is recommended to use an appropriate bypass capacitor of about 0.1  $\mu$ F (ceramic) to ground as close as possible to the pin. An additional 10  $\mu$ F capacitor (tantalum) in parallel is also recommended to further attenuate noise present in application boards.

### 3.2 Ground $(V_{SS})$

The V<sub>SS</sub> pin is the device ground reference.

The user must connect the  $V_{SS}$  pin to a ground plane through a low-impedance connection. If an analog ground path is available in the application PCB (Printed Circuit Board), it is highly recommended that the  $V_{SS}$  pin be tied to the analog ground path or isolated within an analog ground plane of the circuit board.

### 3.3 Voltage Reference Pin (V<sub>RFF</sub>)

The  $V_{REF}$  pin is either an input or an output. When the DAC's voltage reference is configured as the  $V_{REF}$  pin, the pin is an input. When the DAC's voltage reference is configured as the internal band gap, the pin is an output.

When the DAC's voltage reference is configured as the  $V_{REF}$  pin, there are two options for this voltage input:  $V_{REF}$  pin voltage is buffered or unbuffered. The buffered option is offered in cases where the external reference voltage does not have sufficient current capability to not drop its voltage when connected to the internal resistor ladder circuit.

When the DAC's voltage reference is configured as the device  $V_{DD}$ , the  $V_{REF}$  pin is disconnected from the internal circuit.

When the DAC's voltage reference is configured as the internal band gap, the  $V_{REF}$  pin's drive capability is minimal, so the output signal should be buffered.

See Section 5.2 "Voltage Reference Selection" and Register 4-2 for more details on the configuration bits.

## 3.4 Analog Output Voltage Pins (V<sub>OUT0</sub>, V<sub>OUT1</sub>)

 $V_{OUT0}$  and  $V_{OUT1}$  are the DAC analog voltage output pins. Each DAC output has an output amplifier. The DAC output range is dependent on the selection of the voltage reference source (and potential Output Gain selection). These are:

- Device V<sub>DD</sub> The full-scale range of the DAC output is from V<sub>SS</sub> to approximately V<sub>DD</sub>.
- V<sub>REF</sub> pin The full-scale range of the DAC output is from V<sub>SS</sub> to G x V<sub>RL</sub>, where G is the gain selection option (1x or 2x).
- Internal Band Gap The full-scale range of the DAC output is from V<sub>SS</sub> to G x V<sub>BG</sub>, where G is the gain selection option (1x or 2x).

In Normal mode, the DC impedance of the output pin is about  $1\Omega$ . In Power-Down mode, the output pin is internally connected to a known pull-down resistor of  $1~k\Omega$ ,  $100~k\Omega$ , or open. The Power-Down selection bits settings are shown in Register 4-3 (Table 5-5).

## 3.5 Latch/High Voltage Command Pin (LAT/HVC)

The LAT pin is used to force the transfer of the DAC internal buffer register to the DAC volatile output register. This allows multiple DAC outputs to be updated at the same time.

The update of the VRxB:VRxA, PDxB:PDxA, Gx bits is also controlled by the LAT pin state.

For dual output devices, the LAT pin controls the output of both DAC channels.

The HVC pin allows the device's MTP memory to be programmed for the MCP47CMBXX devices. The programming voltage supply should provide 7.5V and at least 6.4 mA.

Note:

The HVC pin should have voltages greater than 5.5V present only during the MTP programming operation. Using voltages greater than 5.5V for an extended time on the pin may cause device reliability issues.

### 3.6 I<sup>2</sup>C - Serial Clock Pin (SCL)

The SCL pin is the serial clock pin of the  $I^2C$  interface. The MCP47CXBXX  $I^2C$  interface only acts as a slave and the SCL pin accepts only external serial clocks. The input data from the Master device is shifted into the SDA pin on the rising edges of the SCL clock and output from the device occurs at the falling edges of the SCL clock. The SCL pin is an open-drain N-channel driver. Therefore, it needs an external pull-up resistor from the  $V_{DD}$  line to the SCL pin. Refer to **Section 6.0** " $I^2C$  **Serial Interface Module**" for more details on the  $I^2C$  Serial Interface communication.

### 3.7 I<sup>2</sup>C - Serial Data Pin (SDA)

The SDA pin is the serial data pin of the  $I^2C$  interface. The SDA pin is used to write or read the DAC registers and Configuration bits. The SDA pin is an open-drain N-channel driver. Therefore, it needs an external pull-up resistor from the  $V_{DD}$  line to the SDA pin. Except for Start and Stop conditions, the data on the SDA pin must be stable during the high period of the clock. The high or low state of the SDA pin can only change when the clock signal on the SCL pin is low. See **Section 6.0** " $I^2C$  **Serial Interface Module**".

### 3.8 I<sup>2</sup>C Slave Address Pins (A0,A1)

The state of these pins will determine the device's I<sup>2</sup>C Slave Address bit 0 value (overriding the ADD0 bit and the ADD1 bit in Register 4-5.

### 3.9 No Connect (NC)

The NC pin is not internally connected to the device.

#### 4.0 GENERAL DESCRIPTION

The MCP47CXBX1 (MCP47CXB01, MCP47CXB11, and MCP47CXB21) devices are single-channel voltage output devices.

MCP47CXBX2 (MCP47CXB02, MCP47CXB12, and MCP47CXB22) are dual-channel voltage output devices.

These devices are offered with 8-bit (MCP47CXB0X), 10-bit (MCP47CXB1X) and 12-bit (MCP47CXB2X) resolutions.

The family offers two memory options: the MCP47CVBXX devices have volatile memory, while the MCP47CMBXX have 32-times programmable nonvolatile memory (MTP).

All devices include an  $I^2C$  serial interface and a write latch ( $\overline{LAT}$ ) pin to control the update of the analog output voltage value from the value written in the volatile DAC output register.

The devices use a resistor ladder architecture. The resistor ladder DAC is driven from a software-selectable voltage reference source. The source can be either the device's internal  $V_{\rm DD}$ , an external  $V_{\rm REF}$  pin voltage (buffered or unbuffered) or an internal band gap voltage source.

The DAC output is buffered with a low power and precision output amplifier. This output amplifier provides a rail-to-rail output with low offset voltage and low noise. The gain (1x or 2x) of the output buffer is software configurable.

The devices operate from a single supply voltage. This voltage is specified from 2.7V to 5.5V for full specified operation, and from 1.8V to 5.5V for digital operation. The device operates between 1.8V and 2.7V, but some device parameters are not specified.

The MCP47CMBXX devices also have user-programmable nonvolatile configuration memory (MTP). This allows the device's desired POR values to be saved or the I<sup>2</sup>C address to be changed. The device also has general purpose MTP memory locations for storing system specific information (calibration data, serial numbers, system ID information). A high-voltage requirement programming on the HVC pin ensures that these device settings are not accidentally modified during system operation. Therefore, recommended that the MTP memory should be only programmed at the user's factory.

The main functional blocks are:

- Power-on Reset/Brown-out Reset (POR/BOR)
- Device Memory
- Resistor Ladder
- Output Buffer/V<sub>OUT</sub> Operation
- I<sup>2</sup>C Serial Interface Module

## 4.1 Power-on Reset/Brown-out Reset (POR/BOR)

The internal Power-on Reset (POR)/Brown-out Reset (BOR) circuit monitors the power supply voltage ( $V_{DD}$ ) during operation. This circuit ensures correct device start-up at system power-up and power-down events.

The device's RAM retention voltage ( $V_{RAM}$ ) is lower than the POR/BOR voltage trip point ( $V_{POR}/V_{BOR}$ ). The maximum  $V_{POR}/V_{BOR}$  voltage is less than 1.8V.

The POR and BOR trip points are at the same voltage, and the condition is determined by whether the  $V_{DD}$  voltage is rising or falling (see Figure 4-1). What occurs is different depending on whether the reset is a POR or BOR reset.

POR occurs as the voltage rises (typically from 0V), while BOR occurs as the voltage falls (typically from  $V_{DD(MIN)}$  or higher).

When  $V_{POR}/V_{BOR} < V_{DD} < 2.7V$ , the electrical performance may not meet the data sheet specifications. In this region, the device is capable of reading and writing to its volatile memory if the proper serial command is executed.

#### 4.1.1 POWER-ON RESET

The Power-on Reset is the case where the device's  $V_{DD}$  has power applied to it from the  $V_{SS}$  voltage level. As the device powers-up, the  $V_{OUT}$  pin floats to an unknown value. When the device's  $V_{DD}$  is above the transistor threshold voltage of the device, the output starts to be pulled low.

After the  $V_{DD}$  is above the POR/BOR trip point  $(V_{BOR}/V_{POR})$ , the resistor network's wiper is loaded with the POR value. The POR value is either mid-scale (MCP47CVBXX) or the user's MTP programmed value (MCP47CMBXX).

Note:

In order to have the MCP47CMBXX devices load the values from nonvolatile memory locations at POR, they have to be programmed at least once by the user; otherwise, the loaded values will be the default ones. After MTP programming, a POR event is required to load the written values from the nonvolatile memory.

Volatile memory determines the analog output (V<sub>OUT</sub>) pin voltage. After the device is powered-up, the user can update the device memory.

When the rising  $V_{DD}$  voltage crosses the  $V_{POR}$  trip point, the following occurs:

- The default DAC POR value is latched into the volatile DAC register.
- The default DAC POR Configuration bit values are latched into the volatile Configuration bits.
- POR Status bit is set ('1').
- The Reset Delay Timer (t<sub>PORD</sub>) starts; when the reset delay timer (t<sub>PORD</sub>) times out, the I<sup>2</sup>C serial interface is operational. During this delay time, the I<sup>2</sup>C interface will not accept commands.
- The Device Memory Address pointer is forced to 00h.

The analog output  $(V_{OUT})$  state is determined by the state of the volatile Configuration bits and the DAC register. This is called a Power-on Reset (event).

Figure 4-1 illustrates the conditions for power-up and power-down events under typical conditions.




FIGURE 4-1: Power-on Reset Operation.

#### 4.1.2 BROWN-OUT RESET

A Brown-out Reset occurs when a device had power applied to it, and that power (voltage) drops below the specified range.

When the falling  $V_{DD}$  voltage crosses the  $V_{POR}$  trip point (BOR event), the following occurs:

- · Serial Interface is disabled.
- · MTP Writes are disabled.
- Device is forced into a power-down state (PDxB:PDxA = '11'). Analog circuitry is turned off.
- · Volatile DAC register is forced to 000h.

Volatile configuration bits VRxB:VRxA and Gx are forced to '0'.

If the  $V_{DD}$  voltage decreases below the  $V_{RAM}$  voltage, all volatile memory may become corrupted.

As the voltage recovers above the  $V_{POR}/V_{BOR}$  voltage, see **Section 4.1.1** "Power-on Reset" for further details

Serial commands not completed due to a brown-out condition may cause the memory location to become corrupted.

Figure 4-1 illustrates the conditions for power-up and power-down events under typical conditions.

### 4.2 Device Memory

User memory includes the following types:

- Volatile Register Memory (RAM)
- Nonvolatile Register Memory (MTP)

MTP memory is present just for the MCP47CMBXX devices and has three groupings:

- NV DAC Output Values (loaded on POR event)
- · Device Configuration Memory
- · General Purpose NV Memory

Each memory address is up to 16 bits wide. The memory mapped register space is shown in Table 4-1.

The I<sup>2</sup>C interface depends on how this memory is read and written. Refer to Section 6.0 "I<sup>2</sup>C Serial Interface Module" and Section 7.0 "Device Commands" for more details on reading and writing the device's memory.

## 4.2.1 VOLATILE REGISTER MEMORY (RAM)

The MCP47CXBXX devices have volatile memory to directly control the operation of the DACs. There are up to five volatile memory locations:

- DAC0 and DAC1 Output Value registers
- · VREF Select register
- · Power-Down Configuration register
- · Gain and Status register

The volatile memory starts functioning when the device  $V_{DD}$  is at (or above) the RAM retention voltage ( $V_{RAM}$ ). The volatile memory will be loaded with the default device values when the  $V_{DD}$  rises across the  $V_{POR}/V_{BOR}$  voltage trip point.

After the device is powered-up, the user can update the device memory. Table 4-2 shows the volatile memory locations and their interaction due to a POR event.

TABLE 4-1: MCP47CXBXX MEMORY MAP (16-BIT)

TABLE 4-1. WICF4/CABAA WIEWIORT							
Function	Single	Dual					
Volatile DAC Wiper Register 0	Υ	Υ					
Volatile DAC Wiper Register 1		Υ					
Reserved	_	_					
Reserved	_	_					
Reserved	_	_					
Reserved	_	_					
Reserved		_					
Reserved		_					
Volatile VREF Register	Υ	Υ					
Volatile Power-Down Register	Υ	Υ					
Volatile Gain and Status Register	Υ	Y					
Reserved	_						
General Purpose MTP	(1	)					
General Purpose MTP	(1	)					
General Purpose MTP	(1	)					
General Purpose MTP	(1	)					
	Function  Volatile DAC Wiper Register 0  Volatile DAC Wiper Register 1  Reserved Reserved Reserved Reserved Reserved Volatile VREF Register  Volatile Power-Down Register  Volatile Gain and Status Register  Reserved General Purpose MTP  General Purpose MTP	Function  Volatile DAC Wiper Register 0  Volatile DAC Wiper Register 1  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Volatile VREF Register  Volatile Power-Down Register  Y  Volatile Gain and Status Register  Reserved  General Purpose MTP  (1)  General Purpose MTP  (1)					

Address	Function	Single <sup>(1)</sup>	Dual <sup>(1)</sup>
10h	Nonvolatile DAC Wiper Register 0	Υ	Υ
11h	Nonvolatile DAC Wiper Register 1	_	Υ
12h	Reserved	_	_
13h	Reserved	_	_
14h	Reserved	_	_
15h	Reserved	_	_
16h	Reserved	_	_
17h	Reserved	_	_
18h	Nonvolatile VREF Register	Υ	Υ
19h	Nonvolatile Power-Down Register	Y	Υ
1Ah	NV Gain and I <sup>2</sup> C 7-bit Slave Address	Y	Υ
1Bh	NV WiperLock Technology Register	Υ	Υ
1Ch	General Purpose MTP	(*	1)
1Dh	General Purpose MTP	(*	1)
1Eh	General Purpose MTP	(*	1)
1Fh	General Purpose MTP	(*	1)

### Legend:

Volatile Memory addresses

MTP Memory addresses

Memory locations not implemented on this device family

Note 1: On nonvolatile memory devices only (MCP47CMBXX)

## 4.2.2 NONVOLATILE REGISTER MEMORY (MTP)

This memory option is available only for the MCP47CMBXX devices.

MTP memory starts functioning below the device's  $V_{POR}/V_{BOR}$  trip point and, once the  $V_{POR}$  event occurs, the volatile memory registers are loaded with the corresponding MTP register memory values.

Memory addresses 0Ch through 1Fh are nonvolatile memory locations. These registers contain the DAC POR/BOR Wiper values, the DAC POR/BOR configuration bits and the I<sup>2</sup>C Slave Address.

The nonvolatile DAC Wiper registers contain the user's DAC Output and Configuration values for the POR event. These nonvolatile values will overwrite the factory default values. If these MTP addresses are unprogrammed, the factory default values define the output state.

The nonvolatile DAC registers enable the stand-alone operation of the device (without microcontroller control), after being programmed to the desired values.

To program nonvolatile memory locations, a high-voltage source on the LAT/HVC pin is required. Each register/MTP location can be programmed 32 times. After 32 writes, a new write operation will not be possible and the last successful value written will remain associated with the memory location.

The device starts writing the MTP memory cells at the completion of the serial interface command at the rising edge of the last data bit. The high voltage should remain present on the  $\overline{\text{LAT/HVC}}$  pin until the write cycle is complete; otherwise, the write is unsuccessful and the location is compromised (cannot be used again and the number of available writes decreases by one).

To recover from an aborted MTP write operation, the following procedure must be used:

- Write again any valid value to the same address
- · Force a POR condition
- Write again the desired value to the MTP location

It is recommended to keep high voltage on only as long as there is a Write command active; otherwise, the reliability of the device could be affected.

# 4.2.3 POR/BOR OPERATION WITH WIPERLOCK TECHNOLOGY ENABLED

Regardless of the WiperLock Technology state, a POR event will load the Volatile DACx Wiper register value with the Nonvolatile DACx Wiper register value. Refer to Section 4.1 "Power-on Reset/Brown-out Reset (POR/BOR)" for further information.

#### 4.2.4 UNIMPLEMENTED LOCATIONS

#### 4.2.4.1 Unimplemented Register Bits

When issuing Read commands to a valid memory location with unimplemented bits, the unimplemented bits will be read as '0'.

## 4.2.4.2 Unimplemented (RESERVED) Locations

There are a number of unimplemented memory locations that are reserved for future use. Normal (Voltage) commands (Read or Write) to any unimplemented memory address will result in a Command Error condition (I<sup>2</sup>C NACK).

High Voltage commands to any unimplemented configuration bit(s) will also result in a Command Error condition.

TABLE 4-2: FACTORY DEFAULT POR/BOR VALUES (MTP MEMORY UNPROGRAMMED)

SS		POF	R/BOR V	alue
Address	Function	8-bit	10-bit	12-bit
00h	Volatile DAC0 Register	7Fh	1FFh	7FFh
01h	Volatile DAC1 Register	7Fh	1FFh	7FFh
02h	Reserved <sup>(3)</sup>	_	_	_
03h	Reserved	_	_	_
04h	Reserved	_	_	_
05h	Reserved	_	_	_
06h	Reserved	_	_	_
07h	Reserved	_	-	_
08h	Volatile VREF Register	0000h	0000h	0000h
09h	Volatile Power-Down Register	0000h	0000h	0000h
0Ah	Volatile Gain and Status Register <sup>(4)</sup>	00 <mark>8</mark> 0h	00 <mark>8</mark> 0h	00 <mark>80</mark> h
0Bh	Reserved	0000h	0000h	0000h
0Ch	General Purpose MTP <sup>(1)</sup>	0000h	0000h	0000h
0Dh	General Purpose MTP <sup>(1)</sup>	0000h	0000h	0000h
0Eh	General Purpose MTP <sup>(1)</sup>	0000h	0000h	0000h
0Fh	General Purpose MTP <sup>(1)</sup>	0000h	0000h	0000h

SS		POR/BOR Value					
Address	Function	8-bit	10-bit	12-bit			
10h	Nonvolatile DAC0 Wiper Register <sup>(1)</sup>	7Fh	1FFh	7FFh			
11h	Nonvolatile DAC1 Wiper Register <sup>(1)</sup>	7Fh	1FFh	7FFh			
12h	Reserved		_	_			
13h	Reserved		_	_			
14h	Reserved	_	1	_			
15h	Reserved	1	1	_			
16h	Reserved			_			
17h	Reserved		_	_			
18h	Nonvolatile VREF register <sup>(1)</sup>	0000h	0000h	0000h			
19h	Nonvolatile Power-Down Register <sup>(1)</sup>	0000h	0000h	0000h			
1Ah	NV Gain and I <sup>2</sup> C 7-bit Slave Address <sup>(1, 2)</sup>	00 <mark>60</mark> h	00 <mark>60</mark> h	00 <mark>60</mark> h			
1Bh	NV WiperLock Technology Register <sup>(1)</sup>	0000h	0000h	0000h			
1Ch	General Purpose MTP <sup>(1)</sup>	0000h	0000h	0000h			
1Dh	General Purpose MTP <sup>(1)</sup>	0000h	0000h	0000h			
1Eh	General Purpose MTP <sup>(1)</sup>	0000h	0000h	0000h			
1Fh	General Purpose MTP <sup>(1)</sup>	0000h	0000h	0000h			



- Note 1: On nonvolatile devices only (MCP47CMBXX).
  - 2: Default I<sup>2</sup>C 7-bit Slave Address is '110 0000' ('110 00xx', when A1:A0 bits are determined from the A1 and A0 pins).
  - **3:** Reading a reserved memory location will result in the I<sup>2</sup>C command to Not ACK the command byte. The device data bits will output all '1's. A Start condition will reset the I<sup>2</sup>C interface.
  - 4: The "1" bit is the POR status bit, which is set after the POR event and cleared after address 0Ah is read.

### 4.2.5 DEVICE REGISTERS

Register 4-1 shows the format of the DAC Output Value registers for the volatile memory locations. These registers will be either 8 bits, 10 bits, or 12 bits wide. The values are right justified.

## REGISTER 4-1: DAC0 (00H/10H) AND DAC1 (01H/11H) OUTPUT VALUE REGISTERS (VOLATILE/NONVOLATILE)

12-bit 10-bit 8-bit

	U-0	U-0	U-0	U-0	R/W-n											
Ī	_	_	_	_	D11	D10	D09	D08	D07	D06	D05	D04	D03	D02	D01	D00
Ī	_	_	_	_	_	_	D09	D08	D07	D06	D05	D04	D03	D02	D01	D00
	_	_	_	_	_	-	_	_	D07	D06	D05	D04	D03	D02	D01	D00

bit 15 bit 0

Legend:			
R = Readable bit -n = Value at POR = 12-bit device	W = Writable bit '1' = Bit is set = 10-bit device	U = Unimplemented bit, read as '0' '0' = Bit is cleared = 8-bit device	x = Bit is unknown

12-bit	10-bit	8-bit	
bit 15-12	bit 15-10	bit 15-8	Unimplemented: Read as '0'
bit 11-0	_	_	D11-D00: DAC Output value - 12-bit devices  FFFh = Full-Scale output value  7FFh = Mid-Scale output value  000h = Zero-Scale output value
_	bit 9-0	_	D09-D00: DAC Output value - 10-bit devices  3FFh = Full-Scale output value  1FFh = Mid-Scale output value  000h = Zero-Scale output value
_	_	bit 7-0	D07-D00: DAC Output value - 8-bit devices  FFh = Full-Scale output value  7Fh = Mid-Scale output value  00h = Zero-Scale output value
	bit 15-12	bit 15-12 bit 15-10 bit 11-0 —	bit 15-12 bit 15-10 bit 15-8 bit 11-0 — —  — bit 9-0 —

Note 1: Unimplemented bit, read as '0'.

Register 4-2 shows the format of the Voltage Reference Control register. Each DAC has two bits to control the source of the voltage reference of the DAC. This register is for the volatile memory locations. The width of this register is 2 times the number of DACs for the device.

## REGISTER 4-2: VOLTAGE REFERENCE (VREF) CONTROL REGISTERS (08h/18h) (VOLATILE/NONVOLATILE)

Single Dual

U-0	R/W-n	R/W-n	R/W-n	R/W-n											
_	_				1	_	1	_			_	(1)	(1)	VR0B	VR0A
_									l		1	VR1B	VR1A	VR0B	VR0A

bit 15 bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
= Single-channel de	evice	= Dual-channel device	

Single	Dual	
bit 15-2	bit 15-4	Unimplemented: Read as '0'
bit 1-0	bit 3-0	VRxB-VRxA: DAC Voltage Reference Control bits
		$11 = V_{REF}$ pin (Buffered); $V_{REF}$ buffer enabled.
		10 = V <sub>REF</sub> pin (Unbuffered); V <sub>REF</sub> buffer disabled.
		01 = Internal Band Gap <sup>(2)</sup> (1.22V typical); V <sub>REF</sub> buffer enabled. V <sub>REF</sub> voltage driven when powered-down.
		00 = V <sub>DD</sub> (Unbuffered); V <sub>REF</sub> buffer disabled. Use this state with power-down bits for lowest current.

- Note 1: Unimplemented bit, read as '0'.
  - 2: When the Internal Band Gap is selected, the bandgap voltage source will continue to output the voltage on the VREF pin in any of the Power-Down modes. To reduce the power consumption to its lowest level (Band Gap disabled), after selecting the desired Power-Down mode, the voltage reference should be changed to V<sub>DD</sub> or V<sub>REF</sub> pin unbuffered ("00" or '10'), which turns off the Internal Band Gap circuitry. After wake-up, the user needs to reselect the Internal Band Gap ("01") for the voltage reference source.

Register 4-3 shows the format of the Power-Down Control register. Each DAC has two bits to control the Power-Down state of the DAC. This register is for the volatile memory locations and the nonvolatile memory locations. The width of this register is 2 times the number of DACs for the device.

## REGISTER 4-3: POWER-DOWN CONTROL REGISTERS (09h/19h) (VOLATILE/NONVOLATILE)

Single Dual

U-0	R/W-n	R/W-n	R/W-n	R/W-n											
_	-	_	_	_		_	_			_	-	(1)	_(1)	PD0B	PD0A
_	1		_			_	_		-	_	_	PD1B	PD1A	PD0B	PD0A

bit 15 bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
= Single-channel de	evice	= Dual-channel device	

Single	Dual	
bit 15-2	bit 15-4	Unimplemented: Read as '0'
bit 1-0	bit 3-0	<b>PDxB-PDxA:</b> DAC Power-Down Control bits <sup>(2)</sup> 11 =Powered Down - V <sub>OUT</sub> is open circuit. 10 =Powered Down - V <sub>OUT</sub> is loaded with a 100 kΩ resistor to ground. 01 =Powered Down - V <sub>OUT</sub> is loaded with a 1 kΩ resistor to ground. 00 =Normal Operation (Not powered-down)

Note 1: Unimplemented bit, read as '0'.

2: See Table 5-5 for more details.

Register 4-4 shows the format of the Gain Control and System Status register. Each DAC has one bit to control the gain of the DAC and two Status bits.

## REGISTER 4-4: GAIN CONTROL AND SYSTEM STATUS REGISTER (0Ah) (VOLATILE)

Single Dual

	U-0	U-0	U-0	U-0	U-0	U-0	R/W-n	R/W-n	R/C-1	R	U-0	U-0	U-0	U-0	U-0	U-0
;	_	_	_	_	_	_	(1)	G0	POR	MTPMA	_	_	_	_	_	_
	_	_	_	_	_	_	G1	G0	POR	MTPMA	_	_	_	_	_	_

bit 15 bit 0

Legend:			
R = Readable bit	W = Writable bit	C = Clearable bit	U = Unimplemented bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
= Single-channel de	evice	= Dual-channel device	

Single	Dual	
bit 15-9	bit 15-10	Unimplemented: Read as '0'
_	bit 9	G1: DAC1 Output Driver Gain control bits  1 = 2x Gain. Not applicable when V <sub>DD</sub> is used as V <sub>RL</sub> <sup>(2)</sup> 0 = 1x Gain
bit 8	bit 8	G0: DAC0 Output Driver Gain control bits  1 = 2x Gain. Not applicable when V <sub>DD</sub> is used as V <sub>RL</sub> <sup>(2)</sup> 0 = 1x Gain
bit 7	bit 7	<ul> <li>POR: Power-on Reset (Brown-out Reset) Status bit</li></ul>
bit 6	bit 6	<ul> <li>MTPMA: MTP Memory Access Status bit<sup>(3)</sup>         This bit indicates if the MTP Memory Access is occurring.</li> <li>1 = An MTP Memory Access is currently occurring (during the POR MTP read cycle or an MTP write cycle is occurring). Only serial commands to the volatile memory are allowed.</li> <li>0 = An MTP memory Access is NOT currently occurring.</li> </ul>
bit 5-0	bit 5-0	Unimplemented: Read as '0'

- Note 1: Unimplemented bit, read as '0'.
  - 2: The DAC's Gain bit is ignored, and the gain is forced to 1x (Gx = "0") when the DAC Voltage Reference is selected as  $V_{DD}$  (VRxB:VRxA = "00").
  - 3: For devices configured as volatile memory, this bit is read as '0'.

Register 4-5 shows the format of the Nonvolatile Gain Control and Slave Address register. Each DAC has one bit to control the gain of the DAC. I<sup>2</sup>C devices also have seven bits that are the I<sup>2</sup>C Slave Address.

## REGISTER 4-5: GAIN CONTROL AND SLAVE ADDRESS REGISTER (1Ah) (NONVOLATILE)

Single Dual

	U-0	U-0	U-0	U-0	U-0	U-0	R/W-n	R/W-n	U-0	R/W-n						
:		_	_	_	_	_	G1	G0	_	ADD6	ADD5	ADD4	ADD3	ADD2	ADD1	ADD0
	_	l	_	_		l	G1	G0	_	ADD6	ADD5	ADD4	ADD3	ADD2	ADD1	ADD0

bit 0 15

Legend:			
R = Readable bit	W = Writable bit	C = Clearable bit	U = Unimplemented bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
= Single-channel d	evice	= Dual-channel device	

Single	Dual	
bit 15-10	bit 15-10	Unimplemented: Read as '0'
bit 9-8	bit 9-8	<b>GX<sup>(1)</sup>:</b> DAC Output Driver Gain control bits
		1 = 2x Gain
		0 = 1x Gain
bit 7	bit 7	Unimplemented: Read as '0'
bit 6-0	bit 6-0	ADD6:ADD0 <sup>(2)</sup> : I <sup>2</sup> C 7-bit Slave Address Bits

- **Note 1:** When the DAC Voltage Reference is selected as V<sub>DD</sub> (VRxB:VRxA = "00"), the DAC's Gain bit is ignored and the gain is forced to 1x (Gx = "0").
  - 2: For I<sup>2</sup>C devices that have the A1 and A0 pins, the 7-bit Slave Address is ADD6:ADD2 + A1:A0. For devices without the A1 and A0 pins, the 7-bit Slave Address is ADD6:ADD0.

Register 4-6 shows the format of the DAC WiperLock Technology Status Register. The width of this register is 2 times the number of DACs for the device.

WiperLock Technology bits only control access to volatile memory. Nonvolatile memory write access is controlled by the requirement of high voltage on the HVC pin, which is recommended to not be available during normal device operation.

## REGISTER 4-6: WIPERLOCK TECHNOLOGY CONTROL REGISTER (1BH) (NONVOLATILE)

Single Dual

	U-0	R/W-n	R/W-n	R/W-n	R/W-n											
,	_	_	_	_	_	_	_	_	_	_	_	_	(1)	(1)	WL0B	WL0A
Ī	_	_	_	_	_	_	_	_	_	_	_	_	WL1B	WL1A	WL0B	WL0A

bit 15 bit 0

Legend:			
R = Readable bit	W = Writable bit	C = Clearable bit	U = Unimplemented bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	= Bit is unknown
= Single-channel de	evice	= Dual-channel device	

Single	Dual	
bit 15-2	bit 15-4	Unimplemented: Read as '0'
bit 1-0	bit 3-1	WLxB-WLxA: WiperLock Technology Status bits <sup>(2)</sup>
		11 = Vol. DAC Wiper Register and Vol. DAC Configuration bits are locked
		10 = Vol. DAC Wiper Register is locked, and Vol. DAC Configuration bits are unlocked
		01 = Vol. DAC Wiper Register is unlocked, and Vol. DAC Configuration bits are locked
		00 = Vol. DAC Wiper Register and Vol. DAC Configuration bits are unlocked

Note 1: Unimplemented bit, read as '0'.

2: The Volatile PDxB:PDxA bits are NOT locked due to the requirement of being able to exit Power-Down mode.

TABLE 4-3: WIPERLOCK AND THE VOLATILE DAC WIPER REGISTER AND VOLATILE CONFIGURATION BITS

WLx1:WLx0	DAC		
Mode	Wiper Register	Configuration Bits <sup>(1)</sup>	Comments
11	Locked	Locked	DAC POR value can NOT be modified (DAC volatile bits and registers locked)
10	Locked	Unlocked	Can only modify the volatile DAC Configuration bits
01	Unlocked	Locked	Can only modify the volatile DAC Wiper Register
00	Unlocked	Unlocked	Can modify all volatile bits/registers related to the DAC

**Note 1:** DAC Configuration bits include VRxB:VRxA and Gx.

### 5.0 DAC CIRCUITRY

The Digital to Analog Converter circuitry converts a digital value into its analog representation. The description describes the functional operation of the device.

The DAC Circuit uses a resistor ladder implementation. Devices have up to two DACs. Figure 5-1 shows the functional block diagram for the MCP47CXBXX DAC circuitry.

The functional blocks of the DAC include:

- Resistor Ladder
- Voltage Reference Selection
- Output Buffer/V<sub>OUT</sub> Operation
- Latch Pin (LAT)
- Power-Down Operation




FIGURE 5-1: MCP47CXBXX DAC Module Block Diagram.

### 5.1 Resistor Ladder

The resistor ladder is a digital potentiometer with the A Terminal connected to the selected reference voltage and the B Terminal internally grounded (see Figure 5-2). The volatile DAC register controls the wiper position. The wiper voltage ( $V_W$ ) is proportional to the DAC register value divided by the number of resistor elements ( $R_S$ ) in the ladder (256, 1024 or 4096) related to the  $V_{RI}$  voltage.

The output of the resistor network will drive the input of an output buffer.

The Resistor Network is made up of three parts:

- · Resistor Ladder (string of R<sub>S</sub> elements)
- · Wiper switches
- · DAC register decode


The resistor ladder has a typical impedance ( $R_{RL}$ ) of approximately 71 k $\Omega$ . This resistor ladder resistance ( $R_{RL}$ ) may vary from device to device up to ±10%. Since this is a voltage divider configuration, the actual  $R_{RL}$  resistance does not affect the output, given a fixed voltage at  $V_{RL}$ .

Equation 5-1 shows the calculation for the step resistance.

**Note:** The maximum wiper position is  $2^n - 1$ , while the number of resistors in the resistor ladder is  $2^n$ . This means that when the DAC register is at full scale, there is one resistor element  $(R_S)$  between the wiper and the  $V_{RL}$  voltage.

If the unbuffered  $V_{\text{REF}}$  pin is used as the  $V_{\text{RL}}$  voltage source, the external voltage source should have a low output impedance.

When the DAC is powered down, the resistor ladder is disconnected from the selected reference voltage.



does not affect performance due to the voltage divider configuration.

**FIGURE 5-2:** Resistor Ladder Model Block Diagram.

### **EQUATION 5-1:** R<sub>S</sub> CALCULATION

$$R_{S} = \frac{R_{RL}}{(256)}$$

$$R_{S} = \frac{R_{RL}}{(1024)}$$

$$R_{S} = \frac{R_{RL}}{(1024)}$$

$$R_{S} = \frac{R_{RL}}{(4096)}$$
10-bit Device

### 5.2 Voltage Reference Selection

The resistor ladder has up to four sources for the reference voltage. The selection of the voltage reference source is specified with the volatile VREF1:VREF0 configuration bits (see Register 4-2). The selected voltage source is connected to the  $V_{RL}$  node (see Figures 5-3 and Figure 5-4).

The four voltage source options for the Resistor Ladder are:

- 1. V<sub>DD</sub> pin voltage
- 2. Internal band gap voltage reference (VBG)
- 3. V<sub>RFF</sub> pin voltage unbuffered
- 4. V<sub>REF</sub> pin voltage internally buffered

On a POR/BOR event, the default configuration state or the value written in the Nonvolatile register is latched into the volatile VREF1:VREF0 configuration bits.

If the V<sub>REF</sub> pin is used with an external voltage source, then the user must select between Buffered or Unbuffered mode.





FIGURE 5-3: Resistor Ladder Reference Voltage Selection Block Diagram.



Note 1: The Band Gap voltage ( $V_{BG}$ ) is 1.22V typical. The band gap output goes through the buffer with a 2x gain to create the  $V_{RL}$  voltage. See Table 5-1 for additional information on the band gap circuit.

**FIGURE 5-4:** Reference Voltage Selection Implementation Block Diagram.

### 5.2.1 USING $V_{DD}$ AS $V_{REF}$

When the user selects the  $V_{DD}$  as reference, the  $V_{REF}$  pin voltage is not connected to the Resistor Ladder. The  $V_{DD}$  voltage is internally connected to the Resistor Ladder.

## 5.2.2 USING AN EXTERNAL V<sub>REF</sub> SOURCE IN UNBUFFERED MODE

In this case, the V<sub>REF</sub> pin voltage may vary from V<sub>SS</sub> to V<sub>DD</sub>. The voltage source should have a low-output impedance. If the voltage source has a high-output impedance, then the voltage on the V<sub>REF</sub> pin could be lower than expected. The resistor ladder has a typical impedance of 71 k $\Omega$  and a typical capacitance of 29 pF.

If a single  $V_{REF}$  pin is supplying multiple DACs, the  $V_{REF}$  pin source must have adequate current capability to support the number of DACs. It must be assumed that the resistor ladder resistance ( $R_{RL}$ ) of each DAC is at the minimum specified resistance and these resistances are in parallel.

If the  $V_{REF}$  pin is tied to the  $V_{DD}$  voltage, selecting the  $V_{DD}$  Reference mode (VREF1:VREF0 = '00') is recommended.

### 5.2.3 USING AN EXTERNAL V<sub>REF</sub> SOURCE IN BUFFERED MODE

The  $V_{REF}$  pin voltage may be from 0.01V to  $V_{DD}$ -0.04V. The input buffer (amplifier) provides low offset voltage, low noise, and a very high input impedance, with only minor limitations on the input range and frequency response.

Any variation or noises on the reference source can directly affect the DAC output. The reference voltage needs to be as clean as possible for accurate DAC performance.

## 5.2.4 USING THE INTERNAL BAND GAP AS VOLTAGE REFERENCE

The internal band gap is designed to drive the Resistor Ladder Buffer.

If the Internal Band Gap is selected, then the Band Gap voltage source will drive the external  $V_{REF}$  pins. The  $V_{REF0}$  pin can source up to 1 mA of current without affecting the DAC output specifications. The  $V_{REF1}$  pin must be left unloaded in this mode. The voltage reference source can be independently selected on devices with two DAC channels, but restrictions apply:

- The V<sub>DD</sub> mode can be used without issues on any channel.
- When the Internal Band Gap is selected as the voltage source, all the V<sub>REF</sub> pins are connected to its output. The use of the Unbuffered mode is only possible on V<sub>REF0</sub>, because it's the only one that can be loaded.
- When using the Internal Band Gap mode on channel 0, channel 1 must be put in Buffered External V<sub>REF</sub> mode or V<sub>DD</sub> Reference mode and the V<sub>RFF1</sub> pin must be left unloaded.

The resistance of the resistor ladder (R<sub>RL</sub>) is targeted to be 71 k $\Omega$  (±10%), which means a minimum resistance of 63.9 k $\Omega$ .

The band gap selection can be used across the  $V_{DD}$  voltages while maximizing the  $V_{OUT}$  voltage ranges. For  $V_{DD}$  voltages below the Gain \*  $V_{BG}$  voltage, the output for the upper codes will be clipped to the  $V_{DD}$  voltage. Table 5-4 shows the maximum DAC register code given device  $V_{DD}$  and Gain bit setting.

TABLE 5-1: V<sub>OUT</sub> USING BAND GAP

V <sub>DD</sub>	Gain	Max I	DAC Cod	de <sup>(1)</sup>	
	DAC G	12-bit	10-bit	8-bit	Comment
5.5	1	FFFh	3FFh	FFh	$V_{OUT(max)} = 1.227V^{(3)}$
5.5	2	FFFh	3FFh	FFh	$V_{OUT(max)} = 2.454V^{(3)}$
2.7	1	FFFh	3FFh	FFh	$V_{OUT(max)} = 1.227V^{(3)}$
2.7	2	FFFh	3FFh	FFh	$V_{OUT(max)} = 2.454V$
1.8	1	FFFh	3FFh	FFh	V <sub>OUT(max)</sub> = 1.227V
	2 <sup>(2)</sup>	BBCh	2EFh	BBh	1.8V

**Note 1:** Without the V<sub>OUT</sub> pin voltage being clipped.

2: Recommended to use the Gain = 1 setting.

3: When  $V_{BG} = 1.22V$  typical.

### 5.3 Output Buffer/V<sub>OUT</sub> Operation

The Output Driver buffers the wiper voltage  $(V_W)$  of the Resistor Ladder.

The DAC output is buffered with a low-power, precision output amplifier with selectable gain. This amplifier provides a rail-to-rail output with low offset voltage and low noise. The amplifier's output can drive the resistive and high-capacitive loads without oscillation. The amplifier provides a maximum load current which is enough for most programmable voltage reference applications. Refer to Section 1.0 "Electrical Characteristics" for the specifications of the output amplifier.

Note: The load resistance must be kept higher than 2  $k\Omega$  to maintain stability of the analog output and have it meet electrical specifications.

Figure 5-5 shows a block diagram of the output driver circuit.




FIGURE 5-5: Output Driver Block Diagram.

Power-Down logic also controls the output buffer operation (see **Section 5.5 "Power-Down Operation"** for additional information on Power-Down). In any of the three Power-Down modes, the output amplifier is powered down and its output becomes a high impedance to the  $V_{OLIT}$  pin.

#### 5.3.1 PROGRAMMABLE GAIN

The amplifier's gain is controlled by the Gain (G) Configuration bit (see Register 4-4) and the  $V_{RL}$  reference selection (see Register 4-2).

The Gain options are:

- a) Gain of 1, with either the  $V_{DD}$  or  $V_{REF}$  pin used as reference voltage.
- b) Gain of 2, only when the  $V_{REF}$  pin or the Internal Band Gap is used as reference voltage. The  $V_{REF}$  pin voltage should be limited to  $V_{DD}/2$ . When the reference voltage selection ( $V_{RL}$ ) is the device's  $V_{DD}$  voltage, the G bit is ignored and a gain of 1 is used.

Table 5-2 shows the gain bit operation.

TABLE 5-2: OUTPUT DRIVER GAIN

Gain Bit	Gain	Comment
0	1	
1	2	Limits V <sub>REF</sub> pin voltages relative to device V <sub>DD</sub> voltage.

The volatile G bit value can be modified by:

- POR event
- BOR event
- I<sup>2</sup>C Write commands
- I<sup>2</sup>C General Call Reset command

#### 5.3.2 OUTPUT VOLTAGE

The volatile DAC register values, along with the device's configuration bits, control the analog  $V_{OUT}$  voltage. The volatile DAC register's value is unsigned binary. The formula for the output voltage is provided in Equation 5-2. Examples of volatile DAC register values and the corresponding theoretical  $V_{OUT}$  voltage for the MCP47CXBXX devices are shown in Table 5-6.

## EQUATION 5-2: CALCULATING OUTPUT VOLTAGE (V<sub>OUT</sub>)

$$V_{OUT} = \frac{V_{RL} \times DAC\ Register\ Value}{\#\ Resistor\ in\ Resistor\ Ladder} \times Gain$$
 Where: 
$$\#\ Resistors\ in\ R-Ladder \ = \ 4096\ (\textbf{MCP47CXB2X})$$
 
$$1024\ (\textbf{MCP47CXB1X})$$
 
$$256\ (\textbf{MCP47CXB0X})$$

When Gain = 2 ( $V_{RL} = V_{REF}$ ), if  $V_{REF} > V_{DD}/2$ , the  $V_{OUT}$  voltage is limited to  $V_{DD}$ . So if  $V_{REF} = V_{DD}$ , the  $V_{OUT}$  voltage does not change for volatile DAC register values midscale and greater, since the output amplifier is at full-scale output.

The following events update the DAC register value and therefore the analog voltage output ( $V_{OLT}$ ):

- Power-on Reset
- Brown-out Reset
- I<sup>2</sup>C Write command, on the rising edge of the last write command bit
- I<sup>2</sup>C General Call Reset command; the output is updated with default POR data or MTP Values

Next, the  $V_{\mbox{OUT}}$  voltage starts driving to the new value after the event has occurred.

### 5.3.3 STEP VOLTAGE (V<sub>S</sub>)

The Step Voltage depends on the device resolution and the calculated output voltage range. One LSb is defined as the ideal voltage difference between two successive codes. The step voltage can easily be calculated by using Equation 5-3 (the DAC register value is equal to 1). Theoretical Step Voltages are shown in Table 5-3 for several V<sub>REF</sub> voltages.

### **EQUATION 5-3:** V<sub>S</sub> CALCULATION

$$V_S = \frac{V_{RL}}{\# Resistor \ in \ Resistor \ Ladder} \times Gain$$

Where:

# Resistors in R-Ladder = 4096 (12-bit)

1024 (10-bit)

256 (**8-bit**)

TABLE 5-3: THEORETICAL STEP VOLTAGE (V<sub>S</sub>)<sup>(1)</sup>

Step	$V_{REF}$								
Voltage	5.0	2.7	1.8	1.5	1.0				
	1.22 mV	659 uV	439 uV	366 uV	244 uV	12-bit			
Vs	4.88 mV	2.64 mV	1.76 mV	1.46 mV	977 uV	10-bit			
	19.5 mV	10.5 mV	7.03 mV	5.86 mV	3.91 mV	8-bit			

**Note 1:** When Gain = 1x,  $V_{FS} = V_{RL}$ , and  $V_{ZS} = 0V$ .

#### 5.3.4 OUTPUT SLEW RATE

Figure 5-6 shows an example of the slew rate of the  $V_{OUT}$  pin. The slew rate can be affected by the characteristics of the circuit connected to the  $V_{OUT}$  pin.




FIGURE 5-6: V<sub>OUT</sub> Pin Slew Rate.

#### 5.3.4.1 Small Capacitive Load

With a small capacitive load, the output buffer's current is not affected by the capacitive load ( $C_L$ ). But still, the  $V_{OUT}$  pin's voltage is not a step transition from one output value (DAC register value) to the next output value. The change of the  $V_{OUT}$  voltage is limited by the output buffer's characteristics, so the  $V_{OUT}$  pin voltage will have a slope from the old voltage to the new voltage. This slope is fixed for the output buffer, and is referred to as the buffer slew rate ( $SR_{BUF}$ ).

#### 5.3.4.2 Large Capacitive Load

With a larger capacitive load, the slew rate is determined by two factors:

- The output buffer's short-circuit current (I<sub>SC</sub>)
- The V<sub>OUT</sub> pin's external load

 $I_{OUT}$  cannot exceed the output buffer's short-circuit current ( $I_{SC}$ ), which fixes the output buffer slew rate (SR<sub>BUF</sub>). The voltage on the capacitive load ( $C_L$ ),  $V_{CL}$  changes at a rate proportional to  $I_{OUT}$ , which fixes a capacitive load slew rate (SR<sub>CL</sub>).

So the  $V_{CL}$  voltage slew rate is limited to the slower of the output buffer's internally set slew rate (SRBUF) and the capacitive load slew rate (SR<sub>CL</sub>).


## 5.3.5 DRIVING RESISTIVE AND CAPACITIVE LOADS

The  $V_{OUT}$  pin can drive up to 100 pF of capacitive load in parallel with a 5 k $\Omega$  resistive load (to meet electrical specifications).  $V_{OUT}$  drops slowly as the load resistance decreases after about 3.5 k $\Omega$ . It is recommended to use a load with  $R_L$  greater than 2 k $\Omega$ .

Refer to the Characterization Data documents for a detailed  $V_{\mbox{\scriptsize OUT}}$  vs. Resistive Load characterization graph.

Driving large capacitive loads can cause stability problems for voltage feedback output amplifiers. As the load capacitance increases, the feedback loop's phase margin decreases and the closed-loop bandwidth is reduced. This produces gain peaking in the frequency response with overshoot and ringing in the step response. That is, since the  $V_{OUT}$  pin's voltage does not quickly follow the buffer's input voltage (due to the large capacitive load), the output buffer will overshoot the desired target voltage. Once the driver detects this overshoot, it compensates by forcing it to a voltage below the target. This causes voltage ringing on the  $V_{OUT}$  pin.

So, when driving large capacitive loads with the output buffer, a small series resistor ( $R_{\rm ISO}$ ) at the output (see Figure 5-7) improves the output buffer's stability (feedback loop's phase margin) by making the output load resistive at higher frequencies. The bandwidth will be generally lower than the bandwidth with no capacitive load.



**FIGURE 5-7:** Circuit to Stabilize Output Buffer for Large Capacitive Loads  $(C_1)$ .

The  $R_{\rm ISO}$  resistor value for your circuit needs to be selected. The resulting frequency response peaking and step response overshoot for this  $R_{\rm ISO}$  resistor value should be verified on the bench. Modify the  $R_{\rm ISO}$ 's resistance value until the output characteristics meet your requirements.

A method to evaluate the system's performance is to inject a step voltage on the  $V_{\text{REF}}$  pin and observe the  $V_{\text{OUT}}$  pin's characteristics.

Note: Additional insight into circuit design for driving capacitive loads can be found in AN884 – "Driving Capacitive Loads With Op Amps" (DS00000884).

### 5.4 Latch Pin (LAT)

The Latch pin controls when the volatile DAC register value is transferred to the DAC wiper. This is useful for applications that need to synchronize the wiper(s) updates to an external event, such as zero crossing or updates to the other wipers on the device. The LAT pin is asynchronous to the serial interface operation.

When the LAT pin is high, transfers from the volatile DAC register to the DAC wiper are inhibited. The volatile DAC register value(s) can continue to be updated.

When the LAT pin is low, the volatile DAC register value is transferred to the DAC wiper.

Note: This allows both the volatile DAC0 and DAC1 registers to be updated while the LAT pin is high, and to have outputs synchronously updated as the LAT pin is driven low.

Figure 5-8 shows the interaction of the LAT pin and the loading of the DAC wiper x (from the volatile DAC register x). The transfers are level driven. If the LAT pin is held low, the corresponding DAC wiper is updated as soon as the volatile DAC register value is updated.




FIGURE 5-8: LAT and DAC Interaction.

The LAT pin allows the DAC wiper to be updated to an external event and to have multiple DAC channels/devices update at a common event.

Since the DAC wiper x is updated from the volatile DAC register x, all DACs that are associated with a given LAT pin can be updated synchronously.

If the application does not require synchronization, then this signal should be tied low.

Figure 5-9 shows two cases of using the  $\overline{LAT}$  pin to control when the wiper register is updated relative to the value of a sine wave signal.




FIGURE 5-9: Example Use of LAT Pin Operation.

### 5.5 Power-Down Operation

To allow the application to conserve power when DAC operation is not required, three Power-Down modes are available. On devices with multiple DACs, each DAC's Power-Down mode is individually controllable.

All Power-Down modes do the following:

- · Turn off most of the DAC module's internal circuits
- Op amp output becomes high-impedance to the  $V_{\mbox{\scriptsize OUT}}$  pin
- Retain the value of the volatile DAC register and configuration bits

Depending on the selected Power-Down mode, the following will occur:

- V<sub>OUT</sub> pin is switched to one of the two resistive pull-downs:
  - 100 kΩ (typical)
  - 1 kΩ (typical)
- Op amp is powered down and the V<sub>OUT</sub> pin becomes high-impedance

The Power-Down configuration bits (PD1:PD0) control the power-down operation (Table 5-4).

TABLE 5-4: POWER-DOWN BITS AND OUTPUT RESISTIVE LOAD

PD1	PD0	Function			
0	0	Normal operation			
0	1	1 kΩ resistor to ground			
1	0	100 kΩ resistor to ground			
1	1	Open circuit			

There is a delay ( $T_{PDE}$ ) between the PD1:PD0 bits changing from '00' to either '01', '10' or '11' and the op amp no longer driving the  $V_{OUT}$  output, and the pull-down resistors sinking current.

In any of the Power-Down modes where the  $V_{OUT}$  pin is not externally connected (sinking or sourcing current), as the number of DACs increases, the device's power-down current will also increase.

Table 5-6 shows the current sources for the DAC based on the selected source of the DAC's reference voltage and if the device is in normal operating mode or one of the Power-Down modes.

TABLE 5-5: DAC CURRENT SOURCES

Device V <sub>DD</sub>		PDxB:xA = '00', VREFxB:xA =				PDxB:xA ≠ '00', VREFxB:xA =			
Current Source	00	01	10	11	00	01	10	11	
Output Op Amp	Y	Y	Y	Υ	N	N	N	N	
Resistor Ladder	Υ	Y	N <sup>(1)</sup>	Υ	N	N	N <sup>(1)</sup>	N	
V <sub>REF</sub> Selection Buffer	N	Y	N	Υ	N	N	N	N	
Band Gap	N	Υ	N	N	N <sup>(2)</sup>	Y <sup>(2)</sup>	N <sup>(2)</sup>	N <sup>(2)</sup>	

Note 1: The current is sourced from the  $V_{REF}$  pin, not the device  $V_{DD}$ .

If DAC0 and DAC1 are in one of the Power-Down modes, MTP write operations are not recommended.

The power-down bits are modified by using a write command to the volatile Power-Down register or a POR event, which transfers the nonvolatile Power-Down Register to the volatile Power-Down Register.

**Section 7.0 "Device Commands"** describes the I<sup>2</sup>C commands for writing the power-down bits. The commands that can update the volatile PD1:PD0 bits are:

- · Write command
- Read command
- General Call Reset
- General Call Wake-Up
  - **Note 1:** The I<sup>2</sup>C serial interface circuit is not affected by the Power-Down mode. This circuit remains active in order to receive any command that might come from the I<sup>2</sup>C Master device.
    - 2: A General Call Reset will do the POR Event Sequence, except that the MTP shadow memory values will be transfered to the volatile memory registers.

#### 5.5.1 EXITING POWER-DOWN

The following events change the PD1:PD0 bits to '00' and therefore exit the Power-Down mode. These are:

- Any I<sup>2</sup>C write command where the PD1:PD0 bits are '00'
- I<sup>2</sup>C General Call Wake-up command
- I<sup>2</sup>C General Call Reset command

When the device exits Power-Down mode, the following occurs:

- · Disabled internal circuits are turned on
- Resistor ladder is connected to the selected reference voltage (V<sub>RL</sub>)
- · Selected pull-down resistor is disconnected
- The V<sub>OUT</sub> output is driven to the voltage represented by the volatile DAC register's value and configuration bits

DAC Wiper Register and DAC Wiper value may be different due to the DAC Wiper Register being modified while the  $\overline{\text{LAT}}$  pin was driven to (and remaining at) V<sub>IH</sub>.

The  $V_{OUT}$  output signal requires time as these circuits are powered-up and the output voltage is driven to the specified value as determined by the volatile DAC register and configuration bits.

Note: Since the op amp and Resistor Ladder were powered off (0V), the op amp's input voltage (V<sub>W</sub>) can be considered 0V. There is a delay (T<sub>PDD</sub>) between the PD1:PD0 bits updating to '00' and the op amp driving the V<sub>OUT</sub> output. The op amp's settling time (from 0V) needs to be taken into account to ensure the V<sub>OUT</sub> voltage

reflects the selected value.

TABLE 5-6: DAC INPUT CODE VS. CALCULATED ANALOG OUTPUT (V<sub>OUT</sub>) (V<sub>DD</sub> = 5.0V)

	Volatile DAC	(1)	LSb		Gain	V <sub>OUT</sub> <sup>(3)</sup>		
Device	Register Value	<b>V</b> <sub>RL</sub> <sup>(1)</sup>	Equation	μ۷	Selection (2)	Equation	V	
	1111 1111 1111	5.0V	5.0V/4096	1,220.7	1x	V <sub>RL</sub> * (4095/4096) * 1	4.998779	
		2.5V	2.5V/4096	610.4	1x	V <sub>RL</sub> * (4095/4096) * 1	2.499390	
					2x <sup>(2)</sup>	V <sub>RL</sub> * (4095/4096) * 2)	4.998779	
-pi	0111 1111 1111	5.0V	5.0V/4096	1,220.7	1x	V <sub>RL</sub> * (2047/4096) * 1)	2.498779	
(12		2.5V	2.5V/4096	610.4	1x	V <sub>RL</sub> * (2047/4096) * 1)	1.249390	
32X					2x <sup>(2)</sup>	V <sub>RL</sub> * (2047/4096) * 2)	2.498779	
MCP47CVB2X (12-bit)	0011 1111 1111	5.0V	5.0V/4096	1,220.7	1x	V <sub>RL</sub> * (1023/4096) * 1)	1.248779	
47		2.5V	2.5V/4096	610.4	1x	V <sub>RL</sub> * (1023/4096) * 1)	0.624390	
<b>S</b>					2x <sup>(2)</sup>	V <sub>RL</sub> * (1023/4096) * 2)	1.248779	
_	0000 0000 0000	5.0V	5.0V/4096	1,220.7	1x	V <sub>RL</sub> * (0/4096) * 1)	0	
		2.5V	2.5V/4096	610.4	1x	V <sub>RL</sub> * (0/4096) * 1)	0	
					2x <sup>(2)</sup>	V <sub>RL</sub> * (0/4096) * 2)	0	
	11 1111 1111	5.0V	5.0V/1024	4,882.8	1x	V <sub>RL</sub> * (1023/1024) * 1	4.995117	
		2.5V	2.5V/1024	2,441.4	1x	V <sub>RL</sub> * (1023/1024) * 1	2.497559	
					2x <sup>(2)</sup>	V <sub>RL</sub> * (1023/1024) * 2	4.995117	
MCP47CVB1X (10-bit)	01 1111 1111	5.0V	5.0V/1024	4,882.8	1x	V <sub>RL</sub> * (511/1024) * 1	2.495117	
		2.5V	2.5V/1024	2,441.4	1x	V <sub>RL</sub> * (511/1024) * 1	1.247559	
<del>2</del> ×					2x <sup>(2)</sup>	V <sub>RL</sub> * (511/1024) * 2	2.495117	
S	00 1111 1111	5.0V	5.0V/1024	4,882.8	1x	V <sub>RL</sub> * (255/1024) * 1	1.245117	
247		2.5V	2.5V/1024	2,441.4	1x	V <sub>RL</sub> * (255/1024) * 1	0.622559	
Š					2x <sup>(2)</sup>	V <sub>RL</sub> * (255/1024) * 2	1.245117	
-	00 0000 0000	5.0V	5.0V/1024	4,882.8	1x	V <sub>RL</sub> * (0/1024) * 1	0	
		2.5V	2.5V/1024	2,441.4	1x	V <sub>RL</sub> * (0/1024) * 1	0	
					2x <sup>(2)</sup>	V <sub>RL</sub> * (0/1024) * 1	0	
	1111 1111	5.0V	5.0V/256	19,531.3	1x	V <sub>RL</sub> * (255/256) * 1	4.980469	
		2.5V	2.5V/256	9,765.6	1x	V <sub>RL</sub> * (255/256) * 1	2.490234	
					2x <sup>(2)</sup>	V <sub>RL</sub> * (255/256) * 2	4.980469	
<b>K</b> (8-bit)	0111 1111	5.0V	5.0V/256	19,531.3	1x	V <sub>RL</sub> * (127/256) * 1	2.480469	
8)		2.5V	2.5V/256	9,765.6	1x	V <sub>RL</sub> * (127/256) * 1	1.240234	
(B0)					2x <sup>(2)</sup>	V <sub>RL</sub> * (127/256) * 2	2.480469	
MCP47CVB0)	0011 1111	5.0V	5.0V/256	19,531.3	1x	V <sub>RL</sub> * (63/256) * 1	1.230469	
P4.		2.5V	2.5V/256	9,765.6	1x	V <sub>RL</sub> * (63/256) * 1	0.615234	
MC					2x <sup>(2)</sup>	V <sub>RL</sub> * (63/256) * 2	1.230469	
	0000 0000	5.0V	5.0V/256	19,531.3	1x	V <sub>RL</sub> * (0/256) * 1	0	
		2.5V	2.5V/256	9,765.6	1x	V <sub>RL</sub> * (0/256) * 1	0	
					2x <sup>(2)</sup>	V <sub>RL</sub> * (0/256) * 2	0	

Note 1:  $V_{RL}$  is the resistor ladder's reference voltage. It is independent of the VREF1:VREF0 selection.

<sup>2:</sup> Gain selection of 2x (Gx = '1') requires the voltage reference source to come from the  $V_{REF}$  pin (VREF1:VREF0 = '10' or '11') and requires  $V_{REF}$  pin voltage (or  $V_{RL}$ )  $\leq V_{DD}/2$  or from the internal band gap (VREF1:VREF0 = '01').

<sup>3:</sup> These theoretical calculations do not take into account the Offset, Gain and nonlinearity errors.

## 6.0 I<sup>2</sup>C SERIAL INTERFACE MODULE

The MCP47CXBXX's I<sup>2</sup>C Serial Interface Module supports the I<sup>2</sup>C serial protocol specification. This I<sup>2</sup>C interface is a two-wire interface (clock and data). Figure 6-1 shows a typical I<sup>2</sup>C interface connection.

The I<sup>2</sup>C specification only defines the field types, lengths, timings, etc., of a frame. The frame content defines the behavior of the device. The frame content (commands) for the MCP47CXBXX is defined in **Section 7.0** "Device Commands".

An overview of the I<sup>2</sup>C protocol is available in **Section Appendix B:** "I<sup>2</sup>C Serial Interface".




FIGURE 6-1: Typical I<sup>2</sup>C Interface.

### 6.1 Overview

This section discusses some of the specific characteristics of the MCP47CXBXX's I<sup>2</sup>C Serial Interface Module. This is to assist in the development of your application.

The following sections discuss some of these devicespecific characteristics.

- Interface Pins (SCL and SDA)
- Communication Data Rates
- POR/BOR
- Device Memory Address
- General Call Commands
- Device I<sup>2</sup>C Slave Addressing
- Slope Control

#### 6.1.1 INTERFACE PINS (SCL AND SDA)

The MCP47CXBXX I<sup>2</sup>C module SCL pin does not generate the serial clock since the device operates in Slave mode. Also, the MCP47CXBXX will not stretch the clock signal (SCL) since memory read access occurs fast enough.

The MCP47CXBXX I<sup>2</sup>C module implements slope control on the SDA pin output driver.

#### 6.2 Communication Data Rates

The I<sup>2</sup>C interface specifies different communication bit rates. These are referred to as Standard, Fast or High-Speed modes. The MCP47CXBXX supports these three modes. The clock rates (bit rate) of these modes are:

- Standard mode: up to 100 kHz (kbit/s)
- Fast mode: up to 400 kHz (kbit/s)
- High-Speed mode (HS mode): up to 3.4 MHz (Mbit/s)

A description on how to enter High-Speed mode is described in **Section 6.8 "Slope Control"**.

#### 6.3 POR/BOR

On a POR/BOR event, the I<sup>2</sup>C Serial Interface Module state machine is reset, which includes forcing the device's Memory Address pointer to 00h.

### 6.4 Device Memory Address

The memory address is the 5-bit value that specifies the location in the device's memory that the specified command will operate on.

On a POR/BOR event, the device's Memory Address pointer is forced to 00h.

The MCP47CXBXX retains the last received "Device Memory Address". That is, the MCP47CXBXX does not "corrupt" the "Device Memory Address" after repeated Start or Stop conditions.

### 6.5 General Call Commands

The General Call commands utilize the I<sup>2</sup>C specification reserved General Call command address and command codes. The MCP47CXBXX also implements a nonstandard General Call command.

The General Call commands are:

- General Call Reset
- General Call Wake-up (MCP47CXBXX defined)

The General Call Wake-Up command will cause all the MCP47CXBXX devices to exit their power-down state.

### 6.6 Multi-Master Systems


The MCP47CXBXX is not a Master device (generates the interface clock), but it can be used in multimaster applications.

### 6.7 Device I<sup>2</sup>C Slave Addressing

The address byte is the first byte received following the Start (or Repeated Start) condition from the master device (see Figure 6-2). For nonvolatile devices, the 7 bits of the I<sup>2</sup>C slave address are user programmable. The default address is "110 0000". If the address pins are present on the specific package, the lower two bits of the address are determined by the state of the A1 and A0 pins.

**Note:** Address bits A6:A0 are MTP and can be programmed during the user's manufacturing flow.

For volatile devices (MCP47CVBXX), the I<sup>2</sup>C slave address bits A6:A0 are fixed ("110 0000"). The user still has Slave Address programmability with the A1:A0 address pins (if available on the package).



Note 1:

Address bits (A6:A0) can be programmed by the user (MCP47CMBXX devices). Bits A1 and A0 are determined by either the MTP bits or the A0 and A1 pin values, if present on the package.

**FIGURE 6-2:** Slave Address Bits in the  $l^2$ C Control Byte.

Table 6-1 shows the four standard orderable I<sup>2</sup>C slave addresses and their respective device order codes.

TABLE 6-1: I<sup>2</sup>C ADDRESS/ORDER CODE

Default	Device Order	Men	Таре		
7-bit I <sup>2</sup> C Address	Code <sup>(1)</sup>	VOL	NV	and Reel	
'11000 <mark>00'</mark>	MCP47CXBXX-E/xx	Y	Y	N	
	MCP47CXBXXT-E/xx	Υ	Υ	Υ	

**Note 1:** Nonvolatile devices I<sup>2</sup>C Slave Address can be reprogrammed by the end user.

## 6.7.1 CUSTOM I<sup>2</sup>C SLAVE ADDRESS OPTIONS

Custom I<sup>2</sup>C Slave Address options can be requested. Users can request the custom I<sup>2</sup>C Slave Address via the Nonstandard Customer Authorization Request (NSCAR) process.

Note 1: Non-Recurring Engineering (NRE) charges and minimum ordering requirements for custom orders. Please contact Microchip sales for additional information.

**2:** A custom device will be assigned custom device marking.

### 6.8 Slope Control

The slope control on the SDA output is different between the Fast/Standard Speed and the High-Speed clock modes of the interface.

### 6.9 Pulse Gobbler

The pulse gobbler on the SCL pin is automatically adjusted to suppress spikes <10 ns during HS mode.

### 6.10 Entering High-Speed (HS) Mode

The I<sup>2</sup>C specification requires that a High-Speed mode device be 'activated' to operate in High-Speed (3.4 Mbit/s) mode. This is done by the master sending a special address byte following the Start bit. This byte is referred to as the High-Speed Master Mode Code (HSMMC).

The device can now communicate at up to 3.4 Mbit/s on SDA and SCL lines. The device will switch out of the HS mode on the next Stop condition.

The master code is sent as follows:

- Start condition (S)
- High-Speed Master Mode Code (0000 1xxx); the xxx bits are unique to the High-Speed (HS) mode master
- 3. No Acknowledge (A)

After switching to High-Speed mode, the next transferred byte is the  $\rm I^2C$  control byte, which specifies the device to communicate with, and any number of data bytes plus acknowledgments. The Master device can then either issue a Repeated Start bit to address a different device (at High-Speed) or a Stop bit to return to Fast/Standard bus speed. After the Stop bit, any other Master device (in a multi-master system) can arbitrate for the  $\rm I^2C$  bus.

The MCP47CXBXX device does not acknowledge the HS Select byte. However, upon receiving this command, the device switches to HS mode.

See Figure 6-3 for illustration of the HS mode command sequence.

For more information on the HS mode, or other I<sup>2</sup>C modes, refer to the NXP I<sup>2</sup>C specification.




FIGURE 6-3: HS Mode Sequence.

NOTES:

#### 7.0 DEVICE COMMANDS

The I<sup>2</sup>C protocol does not specify how commands are formatted, so this section specifies the MCP47CxBxx's I<sup>2</sup>C command formats and operation.

The commands can be grouped into the following categories:

- Write commands (C1:C0 = '00')
- Read commands (C1:C0 = '11')
- · General Call commands

The supported commands are shown in Table 7-1. These commands allow both a single data or continuous data operation. Continuous data operation means that the I<sup>2</sup>C Master does not generate a Stop bit but repeats the required data/clocks. This allows faster updates since the overhead of the I<sup>2</sup>C control byte is removed. Table 7-1 also shows the required number of bit clocks for each command's different mode of operation.

#### 7.1 Write Commands

Write commands are used to transfer data to the desired memory location (from the Host controller). The modes are Single or Continuous. The continuous format allows the fastest data update rate for the device's memory locations.

See Section 7.5 for full description of the write commands.

Note: 8-bit data devices use the same format as 10-bit and 12-bit devices. This allows code migration compatibility at the cost of 9 extra clock cycles per data byte transferred.

#### 7.2 Read Commands

Read commands are used to transfer data from the desired memory location to the Host controller. The read command format writes two bytes (Control byte (R/W bit = '0') and the read command byte (desired memory address and the read command)). Then a Restart condition is followed by a second Control byte, but this control byte indicates an I<sup>2</sup>C read operation (R/W bit = '1'). The Master will then supply 16 clocks so the specified address data is transfered. See Section 7.6 for full a description of the read commands.

TABLE 7-1: DEVICE COMMANDS - NUMBER OF CLOCKS

Con					ata Update I			
Operation	Co	de	Mode	# of Bit Clocks <sup>(1)</sup>	•	-bit/10-bit/12 ta Words/Se	Comments	
Operation	C1 C0		WIOGE		100kHz 400kHz		3.4MHz <sup>(3)</sup>	
Write Command <sup>(4)</sup>	0	0	Single	38	2,632	10,526	89,474	
	0	0	Continuous	27n + 11	3,559	14,235	120,996	For 10 data words
Read Command	1	1	Random	48	2,083	8,333	70,833	
	1	1	Continuous	18n + 11	4,762	19,048	161,905	For 10 data words
	1	1	Last Address	29	3,448	13,793	117,241	
General Call Reset Command		_	Single	20	5,000	20,000	170,000	Note 2
General Call Wake-up Command	_	_	Single	20	5,000	20,000	170,000	Note 2

- Note 1: "n" indicates the number of times the command operation is to be repeated.
  - 2: Determined by General Call command byte after the I<sup>2</sup>C General Call address.
  - 3: There is a minimal overhead to enter into 3.4 MHz mode.
  - **4:** This command can be at either normal or high-voltage. A high-voltage command requires the HVC pin to be at V<sub>IHH</sub> for the entire command, until the completion of the MTP cycle.

#### 7.3 General Call Commands

The General Call commands utilize the I<sup>2</sup>C specification reserved General Call command address and command codes. The General Call Reset command format is specified by the NXP I<sup>2</sup>C Specification. The General Call Wake-Up command is a Microchip defined format.

 $I^2C$  devices acknowledge the general call address command (0x00 in the first byte). The meaning of the general call address is always specified in the second byte. The  $I^2C$  specification does not allow "00000000" (00h) in the second byte. Also, the "00000100" and "00000110" functionality is defined by the NXP  $I^2C$  Specification. Lastly, a data byte with a "1" in the LSb indicates a "Hardware General Call".

Please refer to the NXP I<sup>2</sup>C Specification document for more details on the General Call specifications.

The MCP47CXBXX devices support the following I<sup>2</sup>C general calls:

- · General Call Reset
- · General Call Wake-Up

See **Section 7.7.1** for full description of the General Call Reset Command for a full description of the General Call Wake-up command.

### 7.4 Aborting a Transmission

A Restart or Stop condition in an expected data bit position will abort the current command sequence and if the command is a write, that data word will not be written to the MCP47CXBXX. Also, the I<sup>2</sup>C state machine will be reset.

#### 7.5 Write Command

The write command can be issued to both the volatile and nonvolatile memory locations. Write commands can also be structured as either single or continuous. The continuous format allows the fastest data update rate for the device's memory locations.

The format of the command is shown in Figure 7-1. The MCP47CXBXX generates the  $A/\overline{A}$  bits. The format of the command is shown in Figure 7-1 (single) and Figure 7-3 (continuous). For example: ACK/NACK behavior, see Figure 7-2.

A write command to a volatile memory location changes that location after a properly formatted write command and the rising edge of the D00 bit (last data bit) clock has been detected.

A write command to a nonvolatile memory location will only start a write cycle after a properly formatted write command has been received and the Stop condition has occurred.

- **Note 1:** Writes to volatile memory locations will be dependent on the state of their respective WiperLock Technology bits.
  - 2: During device communication, if the device address/command combination is invalid or an unimplemented device address is specified, then the MCP47CX-BXX will NACK that byte. To reset the I<sup>2</sup>C state machine, the I<sup>2</sup>C communication must detect a Start bit.
  - **3:** Writes to volatile memory locations will be dependent on the state of their respective WiperLock Technology bits.

## 7.5.1 SINGLE WRITE TO VOLATILE MEMORY

For volatile memory locations, data is written to the MCP47CXBXX after every data word transfer (16 bits) during the rising edge of the last data bit. If a Stop or Restart condition is generated during a data transfer (before the last data bit is received), the data will not be written to the MCP47CXBXX. After the A bit, the master can initiate the next sequence with a Stop or Restart condition. (See Figure 7-1 for the write sequence.)

Note:	Writes to a volatile DAC register will not
	transfer to the output register until the $\overline{LAT}$
	(HVC) pin is transitioned to the V <sub>IL</sub>
	voltage.

# 7.5.2 SINGLE WRITE TO NONVOLATILE MEMORY (HVC PIN = $V_{II}$ OR $V_{IH}$ )

In normal user mode, the MTP memory address cannot be written. Writing to the MTP address space while the HVC pin is not at V<sub>IHH</sub> will not have any effect: the command is acknowledged but the memory is not modified.

# 7.5.3 SINGLE WRITE TO NONVOLATILE MEMORY (HVC PIN = $V_{IHH}$ )

**Note:** Writes to MTP memory require the HVC pin at 7.5V. This is not the normal operating conditions of the device; it is designed for factory programming of configuration parameters.

The sequence to write to a single nonvolatile memory location is the same as a single write to volatile memory with the exception that the MTP write cycle ( $t_{wc}$ ) is started after a properly formatted command, including the Stop bit, is received. After the Stop condition occurs, the serial interface may immediately be re-enabled by initiating a Start condition.

The HVC pin must be at  $V_{IHH}$  until the completion of the MTP write cycle ( $t_{wc}$ ).

During an MTP write cycle, access to the volatile memory is allowed when using the appropriate command sequence. Commands that address nonvolatile memory are ignored until the MTP write cycle  $(t_{wc})$  completes. This allows the Host Controller to operate on the Volatile DAC registers.

Once a write command to a nonvolatile memory location has been received, no other commands should be received before the Stop condition occurs.

Note: If a Stop condition does not occur, then the NV Write does not occur and all following command(s) will have an error condition (A). A Start bit is required to reset the command state machine.

Writes to a NV memory location while an MTP Write Cycle is occurring will force an error condition  $(\overline{A})$ . A Start bit is required to reset the command state machine.

Figure 7-1 shows the waveform for a single write.




FIGURE 7-1: Write Random Address Command.

## 7.5.4 CONTINUOUS WRITES TO VOLATILE MEMORY

A Continuous Write mode of operation is possible when writing to the device's volatile memory registers (see Table 7-2). This Continuous Write mode allows writes without a Stop or Restart condition or repeated transmissions of the I<sup>2</sup>C Control Byte. Figure 7-3 shows the sequence for three continuous writes. The writes do not need to be to the same volatile memory address. The sequence ends with the master sending a Stop or Restart condition.

TABLE 7-2: VOLATILE MEMORY ADDRESSES

Address	Single-Channel	Dual-Channel
00h	Yes	Yes
01h	No	Yes

TABLE 7-2: VOLATILE MEMORY ADDRESSES

Address	Single-Channel	Dual-Channel
08h	Yes	Yes
09h	Yes	Yes
0Ah	Yes	Yes

# 7.5.5 CONTINUOUS WRITES TO NONVOLATILE MEMORY

If a continuous write is attempted on nonvolatile memory, the missing Stop condition will cause the command to be an error condition  $(\overline{A})$  on all following bytes. A Start bit is required to reset the command state machine.

**Note:** All bytes are ignored and not transferred to memory.

Write 1 Wo	rd (	Com	na	nd																										
	S	Sla	ve	Add	ress	3	ACK ACK			Cor	nma	and			ACK			Dat	a B	Byte			ACK		С	ata	Ву	te		ACK 4
Master	S	SA6 SA5	SA4	SA3	SA1	SA0	) \{\delta}	AD4	AD3	AD2	AD'I	5	ပ္ပ	х	A/Ā	<b>D15</b>	<b>D14</b>	D13	717	D10	60Q	D08	A/A	700	200	D04	D03	D02	D00	P P
Example 1	(N	o Co	mn	nand	l Eri	ror)																								
Master	S	1 1		0 0			1	0	0	0	0 1	0	0	Х	1	d	d	d d	d c	d	d	d	1	d	d c	l d	d	d	d d	1 P
MCP47CXE	ЗΧХ	<					0								0								0							0
I <sup>2</sup> C Bus	S	1 1	0	0 0	0	0 (	0	0	0	0	0 1	0	0	Х	0	d	d	d	d c	d	d	d	0	d	d c	l d	d	d	d d	0 P
Example 2	(C	omm	and	d Er	ror)																									
Master	S	1 1	0	0 0	0	0 (	) 1	0	1	1	1 1	0	0	Χ	1	d	d	d d	d c	d	d	d	1	d c	d c	l d	d	d	d d	1 P
MCP47CXE	ЗΧХ	<					0								1								1							1
I <sup>2</sup> C Bus	S	1 1	0	0 0	0	0 (	0	0	1	1	1 1	0	0	Х	0	d	d	d d	d	d	d	d	1	d c	d	l d	d	d	d d	1 P
Note: Once	a (	Comn	nan	d Er	ror	has	occ	urre	ed (	Exa	amp	le 2	2), t	the	M	CP4	470	CVB	XX	wil	I NA	٩C	K u	ntil	a S	Start	co	ndit	ion	occurs

FIGURE 7-2: I<sup>2</sup>C ACK/NACK Behavior (Write Command Example).




FIGURE 7-3: Continuous Write Commands (Volatile Memory Only).

#### 7.6 Read Command

Read commands are used to transfer data from the specified memory location to the Host controller.

The Read Command can be issued to both the volatile and nonvolatile memory locations. During an MTP memory write cycle, the read command can only read the volatile memory locations. By reading the Status register (0Ah), the Host Controller can determine when the write cycle  $(t_{\text{WC}})$  has been completed (via the state of the MTPMA bit).

The read command formats include:

- Single Read
  - Single Memory Address
  - Last Memory Address Accessed
- Continuous Reads

The MCP47CXBXX retains the last received Device Memory Address. This means the MCP47CXBXX does not corrupt the Device Memory Address after Repeated Start or Stop conditions.

- Note 1: During device communication, if the device address/command combination is invalid or an unimplemented address is specified, the MCP47CXBXX will NACK that byte. To reset the I<sup>2</sup>C state machine, the I<sup>2</sup>C communication must detect a Start bit.
  - 2: If the LAT pin is High (V<sub>IH</sub>), reads of the volatile DAC register return the current output value, not the internal register value.
  - **3:** The read commands operate the same regardless of the state of the High-Voltage command (HVC) signal.

#### 7.6.1 SINGLE READ

The read command format writes two bytes, the Control byte and the read command byte (desired memory address and the read command), and then has a Restart condition. Then a second Control byte is transmitted, but this control byte indicates a  $I^2C$  read operation (R/W bit = '1').

#### 7.6.1.1 Single Memory Address

Figure 7-4 shows the sequence for reading a specified memory address.

#### 7.6.1.2 Last Memory Address Accessed

This is useful for checking the status of the MTPMA bit or when writes to other I<sup>2</sup>C devices on the bus must occur between these memory reads. The master must send a Stop or Restart condition after the data word is sent from the slave. Figure 7-5 shows the waveforms for a single read of the last memory location accessed.

#### 7.6.2 CONTINUOUS READS

Continuous reads allow the device's memory to be read quickly and are valid for all memory locations.

Figure 7-7 shows the sequence for three continuous reads.

For continuous reads, instead of transmitting a Stop or Restart condition after the data transfer, the master continually reads the data byte. The sequence ends with the master Not Acknowledging and then sending a Stop or Restart.

# 7.6.3 IGNORING AN I<sup>2</sup>C TRANSMISSION AND "FALLING OFF" THE BUS

The MCP47CXBXX expects to receive complete, valid  $I^2C$  commands and will assume any command not defined as a valid command is due to a bus corruption, thus entering a passive high condition on the SDA signal. All signals will be ignored until the next valid Start condition and Control Byte are received.





FIGURE 7-4: Read Command - Single Memory Address.



5: The MCP47CXBXX retains the last received "Device Memory Address".

- 6: The non-data bits of the Read Data Word will be output as "0"s: for 12-bit devices, bits D15:D12 are "0"s for 10-bit devices, bits D15:D10 are "0"s for 8-bit devices, bits D15:D08 are "0"s
- 7: If the last device address written (via the read or write command) is invalid for a read, then the Read Last Memory Address command will NACK due to the invalid device memory address.

FIGURE 7-5: Read Command - Last Memory Address Accessed.




FIGURE 7-6: I<sup>2</sup>C ACK/NACK Behavior (Read Command Example).




FIGURE 7-7: Continuous Read Command of Specified Address.

#### 7.7 General Call Commands

The MCP47CXBXX acknowledges the General Call Address command (00h in the first byte). General Call commands can be used to communicate to all devices on the I<sup>2</sup>C bus (at the same time) that understand the General Call command. The meaning of the general call address is always specified in the second byte (see Figure 7-8).

If the second byte has a '1' in the LSb, the specification intends this to indicate a "Hardware General Call". The MCP47CXBXX will ignore this byte and all following bytes (and  $\overline{A}$ ), until a Stop bit (P) is encountered.

The MCP47CXBXX devices support the following I<sup>2</sup>C General Call commands:

- General Call Reset (06h)
- General Call Wake-up (0Ah)

The General Call Reset command format is specified by the I<sup>2</sup>C Specification. The General Call Wake-Up command is a Microchip-defined format. The General Call Wake-Up command will have all devices wake-up (that is, exit the Power-Down mode).

The other two I<sup>2</sup>C Specification command codes (04h and 00h) are not supported, and therefore those commands are Not Acknowledged.

If these 7-bit commands conflict with other I<sup>2</sup>C devices on the bus, the user will need two I<sup>2</sup>C buses and to ensure that the devices are on the correct bus for their desired application functionality.

Note: Refer to the NXP specification #UM10204, Rev. 03 19 June 2007 document for more details on the General Call specifications. The I<sup>2</sup>C specification does not allow '00000000' (00h) in the second byte.




FIGURE 7-8: General Call Formats.

#### 7.7.1 GENERAL CALL RESET

The I<sup>2</sup>C General Call Reset command forces a reset event. This is similar to the Power-On Reset, except that the reset delay timer is not started. This command allows multiple devices to be reset synchronously.

The device performs General Call Reset if the second byte is "00000110" (06h). At the acknowledgment of this byte, the device will perform the following tasks:

- Internal reset similar to a POR. The contents of the MTP are loaded into the DAC registers
- Analog output (V<sub>OUT</sub>) is available after the POR sequence has been completed.

#### 7.7.2 GENERAL CALL WAKE-UP

The I<sup>2</sup>C General Call Wake-Up command forces the device to exit from its Power-Down state (forces the PDxB:PDxA bits to '00'). This command allows multiple MCP47CXBXX devices to wake up synchronously.

The device performs General Call Wake-Up if the second byte (after the General Call Address) is "00001010" (0Ah). At the acknowledgment of this byte, the device will perform the following task:

• The device's volatile power-down bits (PDxB:PDxA) are forced to '00'.




FIGURE 7-9: General Call Reset Command.

the first command will be accepted by the MCP47CXBXX.




FIGURE 7-10: General Call Wake-Up Command.

#### 8.0 TYPICAL APPLICATIONS

The MCP47CXBXX devices are general purpose, single/dual-channel voltage output DACs for various applications where a precision operation with low-power is needed.

Applications generally suited for the devices are:

- · Set Point or Offset Trimming
- Sensor Calibration
- Portable Instrumentation (Battery-Powered)
- Motor Control

# 8.1 Connecting to the I<sup>2</sup>C BUS Using Pull-Up Resistors

The SCL and SDA pins of the MCP47CXBXX devices are open-drain configurations. These pins require a pull-up resistor, as shown in Figure 8-2.

The pull-up resistor values (R<sub>1</sub> and R<sub>2</sub>) for SCL and SDA pins depend on the operating speed (standard, fast and high-speed) and loading capacitance of the  $\rm I^2C$  bus line. A higher value of the pull-up resistor consumes less power, but increases the signal transition time (higher RC time constant) on the bus line. Therefore, it can limit the bus operating speed. The lower resistor value, on the other hand, consumes higher power, but allows higher operating speed. If the bus line has higher capacitance due to long metal traces or multiple device connections to the bus line, a smaller pull-up resistor is needed to compensate the long RC time constant. The pull-up resistor is typically chosen between 1 k $\Omega$  and 10 k $\Omega$  ranges for Standard and Fast modes, and less than 1 k $\Omega$  for High-Speed mode.

#### 8.1.1 DEVICE CONNECTION TEST

The user can test the presence of the device on the I<sup>2</sup>C bus line using a simple I<sup>2</sup>C command. This test can be achieved by checking an acknowledge response from the device after sending a read or write command. Figure 8-1 shows an example with a read command. The steps are:

- 1. Set the R/W bit "High" in the device's address byte.
- Check the ACK bit of the address byte.
   If the device acknowledges (ACK = 0) the command, then the device is connected.
   Otherwise, it is not connected.
- 3. Send Stop bit.




FIGURE 8-1: I<sup>2</sup>C Bus Connection Test.

#### 8.2 Power Supply Considerations

The power source should be as clean as possible. The power supply to the device is also used for the DAC voltage reference internally if the internal  $V_{DD}$  is selected as the resistor ladder's reference voltage (VRxB:VRxA = '00').

Any noise induced on the  $V_{DD}$  line can affect the DAC performance. Typical applications will require a bypass capacitor in order to filter out high-frequency noise on the  $V_{DD}$  line. The noise can be induced onto the power supply's traces or as a result of changes on the DAC output. The bypass capacitor helps to minimize the effect of these noise sources on signal integrity. Figure 8-2 shows an example of using two bypass capacitors (a 10  $\mu F$  tantalum capacitor and a 0.1  $\mu F$  ceramic capacitor) in parallel on the  $V_{DD}$  line. These capacitors should be placed as close to the  $V_{DD}$  pin as possible (within 4 mm). If the application circuit has separate digital and analog power supplies, the  $V_{DD}$  and  $V_{SS}$  pins of the device should reside on the analog plane.




FIGURE 8-2: Example Circuit.

#### 8.3 Application Examples

The MCP47CXBXX devices are rail-to-rail output DACs designed to operate with a  $\rm V_{DD}$  range of 2.7V to 5.5V. The internal output amplifier is robust enough to drive common, small-signal loads directly, thus eliminating the cost and size of the external buffers for most applications. The user can use the gain of 1 or 2 of the output op amp by setting the Configuration register bits. The internal  $\rm V_{DD}$  or an external reference can be used. Various user options and easy-to-use features that make the devices suitable for various modern DAC applications.

Application examples include:

- Decreasing Output Step Size
- Building a "Window" DAC
- Bipolar Operation
- Selectable Gain and Offset Bipolar Voltage Output
- Designing a Double-Precision DAC
- Building Programmable Current Source
- Serial Interface Communication Times
- Software I<sup>2</sup>C Interface Reset Sequence
- Power Supply Considerations
- Layout Considerations

#### 8.3.1 DC SET POINT OR CALIBRATION


A common application for the devices is a digitally-controlled set point and/or calibration of variable parameters, such as sensor offset or slope. For example, the MCP47CVB2X provides 4096 output steps. If voltage reference is 4.096V (where Gx = '0'), the LSb size is 1 mV. If a smaller output step size is desired, a lower external voltage reference is needed.

#### 8.3.1.1 Decreasing Output Step Size

If the application is calibrating the bias voltage of a diode or transistor, a bias voltage range of 0.8V may be desired with about 200  $\mu V$  resolution per step. Two common methods to achieve small step size are to use a lower  $V_{REF}$  pin voltage or a voltage divider on the DAC's output.

Using an external voltage reference (V<sub>REF</sub>) is an option if the external reference is available with the desired output voltage range. However, when using a low-voltage reference voltage, occasionally the noise floor causes an SNR error that is intolerable. Using a voltage divider method is another option, and provides some advantages when external voltage reference needs to be very low, or when the desired output voltage is not available. In this case, a larger value reference voltage is used, while two resistors scale the output range down to the precise desired level.

Figure 8-3 illustrates this concept. A bypass capacitor on the output of the voltage divider plays a critical function in attenuating the output noise of the DAC and the induced noise from the environment.



**FIGURE 8-3:** Example Circuit Of Set Point or Threshold Calibration.

# EQUATION 8-1: V<sub>OUT</sub> AND V<sub>TRIP</sub> CALCULATIONS

$$V_{OUT} = V_{REF} \bullet G \bullet \frac{DAC \ Register \ V_{alue}}{2^{N}}$$

$$V_{trip} = V_{OUT} \left(\frac{R_{2}}{R_{1} + R_{2}}\right)$$

#### 8.3.1.2 Building a "Window" DAC

When calibrating a set point or threshold of a sensor, typically only a small portion of the DAC output range is utilized. If the LSb size is adequate enough to meet the application's accuracy needs, the unused range is sacrificed without consequences. If greater accuracy is needed, then the output range will need to be reduced to increase the resolution around the desired threshold.

If the threshold is not near  $V_{REF}$ ,  $2 \cdot V_{REF}$ , or  $V_{SS}$ , then creating a "window" around the threshold has several advantages. One simple method to create this "window" is to use a voltage divider network with a pull-up and pull-down resistor. Figure 8-4 and Figure 8-6 illustrate this concept.




FIGURE 8-4: Single-Supply "Window" DAC.

# EQUATION 8-2: V<sub>OUT</sub> AND V<sub>TRIP</sub> CALCULATIONS

$$V_{OUT} = V_{REF} \bullet G \bullet \frac{DAC \ Register \ Value}{2^N}$$

$$V_{TRIP} = \frac{V_{OUT}R_{23} + V_{23}R_I}{R_I + R_{23}}$$
Thevenin Equivalent 
$$V_{23} = \frac{R_2R_3}{R_2 + R_3}$$

$$V_{23} = \frac{(V_{CC+}R_2) + (V_{CC-}R_3)}{R_2 + R_3}$$

$$V_{OUT} - V_{TRIP}$$

$$R_{23}$$

#### 8.4 Bipolar Operation

Bipolar operation is achievable by utilizing an external operational amplifier. This configuration is desirable due to the wide variety and availability of op amps. This allows a general purpose DAC, with its cost and availability advantages, to meet almost any desired output voltage range, power and noise performance.

Figure 8-5 illustrates a simple bipolar voltage source configuration.  $R_1$  and  $R_2$  allow the gain to be selected, while  $R_3$  and  $R_4$  shift the DAC's output to a selected offset. Note that R4 can be tied to  $V_{DD}$  instead of  $V_{SS}$  if a higher offset is desired.




FIGURE 8-5: Digitally-Controlled Bipolar Voltage Source Example Circuit.

# EQUATION 8-3: $V_{OUT}$ , $V_{OA+}$ , AND $V_{OC}$ CALCULATIONS

$$V_{OUT} = V_{REF} \cdot G \cdot \frac{DAC \ Register \ Value}{2^{N}}$$

$$V_{OA+} = \frac{V_{OUT} \cdot R_{4}}{R_{3} + R_{4}}$$

$$V_{O} = V_{OA+} \cdot (1 + \frac{R_{2}}{R_{1}}) - V_{DD} \cdot (\frac{R_{2}}{R_{1}})$$

# 8.5 Selectable Gain and Offset Bipolar Voltage Output

In some applications, precision digital control of the output range is desirable. Figure 8-6 illustrates how to use the DAC devices to achieve this in a bipolar or single-supply application.

This circuit is typically used for linearizing a sensor whose slope and offset varies.

The equation to design a bipolar "window" DAC would be utilized if  $R_3$ ,  $R_4$  and  $R_5$  are populated.

#### 8.5.1 BIPOLAR DAC EXAMPLE

An output step size of 1 mV, with an output range of ±2.05V, is desired for a particular application.

**Step 1:** Calculate the range: +2.05V - (-2.05V) = 4.1V

**Step 2:** Calculate the resolution needed: 4.1 V/1 mV = 4100

Since  $2^{12} = 4096$ , 12-bit resolution is desired.

Step 3: The amplifier gain  $(R_2/R_1)$ , multiplied by full-scale  $V_{OUT}$  (4.096V), must be equal to the desired minimum output to achieve bipolar operation. Since any gain can be realized by choosing resistor values  $(R_1+R_2)$ , the  $V_{REF}$  value must be selected first. If a  $V_{REF}$  of 4.096V is used, solve for the amplifier's gain by setting the DAC to 0, knowing that the output needs to be -2.05V.

The equation can be simplified to:

#### **EQUATION 8-4:**

$$\frac{-R_2}{R_I} = \frac{-2.05}{4.096V} \qquad \qquad \frac{R_2}{R_I} = \frac{1}{2}$$


If  $R_1 = 20 \text{ k}\Omega$  and  $R_2 = 10 \text{ k}\Omega$ , the gain will be 0.5.

**Step 4:** Next, solve for R<sub>3</sub> and R<sub>4</sub> by setting the DAC to 4096, knowing that the output needs to be +2.05V.

#### **EQUATION 8-5:**

$$\frac{R_4}{(R_3 + R_4)} = \frac{2.05V + (0.5 \cdot 4.096V)}{1.5 \cdot 4.096V} = \frac{2}{3}$$

If  $R_4 = 20 \text{ k}\Omega$ , then  $R_3 = 10 \text{ k}\Omega$ 



**FIGURE 8-6:** Bipolar Voltage Source with Selectable Gain and Offset.

# EQUATION 8-6: $V_{OUT}$ , $V_{OA+}$ , AND $V_{OCA}$ CALCULATIONS

$$V_{OUT} = V_{REF} \bullet G \bullet \frac{DAC \ Register \ Value}{2^{N}}$$

$$V_{OA+} = \frac{V_{OUT} \bullet R_4 + V_{CC} \bullet R_5}{R_3 + R_4}$$

$$V_O = V_{OA+} \bullet (I + \frac{R_2}{R_I}) - V_{IN} \bullet (\frac{R_2}{R_I})$$
Offset Adjust Gain Adjust

# EQUATION 8-7: BIPOLAR "WINDOW" DAC USING R<sub>4</sub> AND R<sub>5</sub>

## 8.6 Designing a Double-Precision DAC

Figure 8-7 shows an example design of a single-supply voltage output capable of up to 24-bit resolution. This requires two 12-bit DACs. This design is simply a voltage divider with a buffered output.

As an example, if a similar application to the one developed in **Section 8.5.1 "Bipolar DAC Example"** required a resolution of 1  $\mu$ V instead of 1 mV, and a range of 0V to 4.1V, then 12-bit resolution would not be adequate.

Step 1: Calculate the resolution needed:

 $4.1\text{V}/1~\mu\text{V} = 4.1~\text{x}~10^6$ Since  $2^{22} = 4.2~\text{x}~10^6$ , a 22-bit resolution is desired. Since DNL =  $\pm 1.0~\text{LSb}$ , this design

can be attempted with the 12-bit DAC. **Step 2:** Since DAC1's  $V_{OUT1}$  has a resolution of 1 mV, its output only needs to be "pulled" 1/1000 to meet the 1  $\mu$ V target. Dividing  $V_{OUT0}$  by 1000 would allow the application

to compensate for DAC1's DNL error.

**Step 3:** If  $R_2$  is  $100\Omega$ , then  $R_1$  needs to be  $100 \text{ k}\Omega$ .

**Step 4:** The resulting transfer function is shown in Equation 8-8.




FIGURE 8-7: Simple Double Precision DAC using MCP47CVBX2.

#### **EQUATION 8-8:** VOUT CALCULATION

$$V_{OUT} = \frac{V_{OUT0} * R_2 + V_{OUT1} * R_I}{R_I + R_2}$$

Where:

V<sub>OUT0</sub> = (V<sub>REF</sub> \* G \* DAC0 register Value)/4096


V<sub>OUT1</sub> = (V<sub>REF</sub> \* G \* DAC1 register Value)/4096

Gx = Selected Op Amp Gain

# 8.7 Building Programmable Current Source

Figure 8-8 shows an example of building a programmable current source using a voltage follower. The current sensor resistor is used to convert the DAC voltage output into a digitally-selectable current source.

The smaller R<sub>SENSE</sub> is, the less power is dissipated across it. However, this also reduces the resolution that the current can be controlled at.



**FIGURE 8-8:** Digitally-Controlled Current Source.

# 8.8 Serial Interface Communication Times


Table 7-1 shows the time/frequency of the supported operations of the I<sup>2</sup>C Serial Interface for the different serial interface operational frequencies. This, along with the V<sub>OUT</sub> output performance (such as slew rate), would be used to determine your application's volatile DAC register update rate.

# 8.9 Software I<sup>2</sup>C Interface Reset Sequence

**Note:** This technique is documented in AN1028.

At times it may become necessary to perform a Software Reset Sequence to ensure the MCP47CX-BXX device is in a correct and known I<sup>2</sup>C interface state. This technique only resets the I<sup>2</sup>C state machine.

This is useful if the MCP47CXBXX device powers-up in an incorrect state (due to excessive bus noise, etc.), or if the Master device is reset during communication. Figure 8-9 shows the communication sequence to software reset the device.



**FIGURE 8-9:** Software Reset Sequence Format.

The first Start bit will cause the device to reset from a state in which it is expecting to receive data from the Master device. In this mode, the device is monitoring the data bus in Receive mode and can detect if the Start bit forces an internal Reset.

The nine bits of '1' are used to force a Reset of those devices that could not be reset by the previous Start bit. This occurs only if the MCP47CXBXX is driving an A bit on the  $I^2C$  bus, or is in Output mode (from a read command) and is driving a data bit of '0' onto the  $I^2C$  bus. In both of these cases, the previous Start bit could not be generated due to the MCP47CXBXX holding the bus low. By sending out nine '1' bits, it is ensured that the device will see an  $\overline{A}$  bit (the Master device does not drive the  $I^2C$  bus low to acknowledge the data sent by the MCP47CXBXX), which also forces the MCP47CXBXX to reset.

The second Start bit is sent to address the rare possibility of an erroneous write. This could occur if the Master device was reset while sending a write command to the MCP47CXBXX, AND then as the Master device returns to normal operation and issues a Start condition, while the MCP47CXBXX is issuing an acknowledge. In this case, if the second Start bit is not sent (and the Stop bit was sent) the MCP47CXBXX could initiate a write cycle.

Note: The potential for this erroneous write ONLY occurs if the Master device is reset while sending a Write command to the MCP47CVBXX.

The Stop bit terminates the current I<sup>2</sup>C bus activity. The MCP47CXBXX waits to detect the next Start condition.

This sequence does not affect any other I<sup>2</sup>C devices which may be on the bus, as they should disregard this as an invalid command.

#### 8.10 Design Considerations

In the design of a system with the MCP47CXBXX devices, the following considerations should be taken into account:

- Power Supply Considerations
- Layout Considerations

# 8.10.1 POWER SUPPLY CONSIDERATIONS

The typical application requires a bypass capacitor in order to filter high-frequency noise, which can be induced onto the power supply's traces. The bypass capacitor helps to minimize the effect of these noise sources on signal integrity. Figure 8-10 illustrates an appropriate bypass strategy.

In this example, the recommended bypass capacitor value is 0.1  $\mu$ F. This capacitor should be placed as close (within 4 mm) to the device power pin (V<sub>DD</sub>) as possible.

The power source supplying these devices should be as clean as possible. If the application circuit has separate digital and analog power supplies,  $V_{DD}$  and  $V_{SS}$  should reside on the analog plane.




FIGURE 8-10: Typical Microcontroller Connections.

#### 8.10.2 LAYOUT CONSIDERATIONS

Several layout considerations may be applicable to your application. These may include:

- Noise
- PCB Area Requirements

#### 8.10.2.1 Noise

Inductively-coupled AC transients and digital switching noise can degrade the input and output signal integrity, potentially masking the MCP47CXBXX's performance. Careful board layout minimizes these effects and increases the Signal-to-Noise Ratio (SNR). Multi-layer boards utilizing a low-inductance ground plane, isolated inputs, isolated outputs and proper decoupling are critical to achieving the performance that the silicon is capable of providing. Particularly harsh environments may require shielding of critical signals.

Separate digital and analog ground planes are recommended. In this case, the  $V_{SS}$  pin and the ground pins of the  $V_{DD}$  capacitors should be terminated to the analog ground plane.

**Note:** Breadboards and wire-wrapped boards are not recommended.

#### 8.10.2.2 PCB Area Requirements

In some applications, PCB area is a criteria for device selection. Table 8-1 shows the typical package dimensions and area for the different package options.

TABLE 8-1: PACKAGE FOOTPRINT<sup>(1)</sup>

	Packag	je	Pa	ckage F	ootprint			
ins	ຮ .⊑ Type Co		Dimen (mı		Area (mm²)			
			Length	Width				
10	MSOP	UN	3.00	4.90	14.70			
10	DFN	MF	3.00	3.00	9.00			
16	QFN	MG	3.00	3.00	9.00			

**Note 1:** Does not include recommended land pattern dimensions. Dimensions are typical values.

#### 9.0 DEVELOPMENT SUPPORT

Development support can be classified into two groups:

- Development Tools
- Technical Documentation

### 9.1 Development Tools

Several development tools are available to assist in your design and evaluation of the MCP47CXBXX devices. The currently available tools are shown in Table 9-1.

Figure 9-1 shows how the ADM00309 bond-out PCB can be populated to easily evaluate the MCP47CXBXX devices. Device evaluation can use the PICkit™ Serial Analyzer to control the DAC output registers and state of the Configuration, Control and Status register.

The ADM00309 boards may be purchased directly from the Microchip web site at www.microchip.com.

#### 9.2 Technical Documentation

Several additional technical documents are available to assist you in your design and development. These technical documents include Application Notes, Technical Briefs, and Design Guides. Table 9-2 lists some of these documents.

#### TABLE 9-1: DEVELOPMENT TOOLS (Note 1)

Board Name	Part #	Comment
MSOP-8 and MSOP-10 Evaluation Board	ADM00309	The MSOP-10 and MSOP-8 Evaluation Board is a bond-out board that allows the system designer to quickly evaluate the operation of Microchip Technology's devices in any of the following packages:  • MSOP (8/10-pin)  • DIP (10 pin)

Note 1: Supports the PICkit™ Serial Analyzer. See the User's Guide for additional information and requirements.

#### TABLE 9-2: TECHNICAL DOCUMENTATION

Application Note Number	Title	Literature #
AN1326	Using the MCP4728 12-Bit DAC for LDMOS Amplifier Bias Control Applications	DS01326
_	Signal Chain Design Guide	DS21825
_	Analog Solutions for Automotive Applications Design Guide	DS01005




FIGURE 9-1: MCP47CXBXX Evaluation Board Circuit Using ADM00309.

### 10.0 PACKAGING INFORMATION

### 10.1 Package Marking Information


10-Lead MSOP




10-Lead 3 x 3 mm DFN



Part Number	Code
MCP47CVB01-E/MF	BAJU
MCP47CVB11-E/MF	BAJX
MCP47CVB21-E/MF	BAJZ
MCP47CVB02-E/MF	BAJV
MCP47CVB12-E/MF	BAJY
MCP47CVB22-E/MF	BAKA
MCP47CMB01-E/MF	BAJV
MCP47CMB11-E/MF	BAJQ
MCP47CMB21-E/MF	BAJS
MCP47CMB02-E/MF	BAJP
MCP47CMB12-E/MF	BAJR
MCP47CMB22-E/MF	BAJT



Example



Legend: XX...X Customer-specific information
Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')
NNN Alphanumeric traceability code
Pb-free JEDEC designator for Matte Tin (Sn)


This package is Pb-free. The Pb-free JEDEC designator (©3) can be found on the outer packaging for this package.

ote: In the event the full Microchip part number cannot be marked on one line, it will


be carried over to the next line, thus limiting the number of available characters for customer-specific information.

16-Lead  $3 \times 3 \text{ mm}$  QFN (MCP47CVB02, MCP47CVB12, MCP47CVB22, MCP47CMB02, MCP47CMB12, MCP47CMB22)






Part Number	Code
MCP47CVB02-E/MG	AAD
MCP47CVB12-E/MG	AAE
MCP47CVB22-E/MG	AAF
MCP47CMB02-E/MG	AAA
MCP47CMB12-E/MG	AAB
MCP47CMB22-E/MG	AAC



### 10-Lead Plastic Micro Small Outline Package (UN) [MSOP]


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-021C Sheet 1 of 2

### 10-Lead Plastic Micro Small Outline Package (UN) [MSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	N	MILLIMETERS					
Dimensio	n Limits	MIN	NOM	MAX			
Number of Pins	N		10				
Pitch	е		0.50 BSC				
Overall Height	Α	-	-	1.10			
Molded Package Thickness	A2	0.75	0.85	0.95			
Standoff	A1	0.00	-	0.15			
Overall Width	E		4.90 BSC				
Molded Package Width	E1		3.00 BSC				
Overall Length	D		3.00 BSC				
Foot Length	L	0.40	0.60	0.80			
Footprint	L1		0.95 REF				
Foot Angle	oot Angle \varphi 0° -						
Lead Thickness	С	0.08	-	0.23			
Lead Width	b	0.15	-	0.33			


#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
  - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-021C Sheet 2 of 2

## 10-Lead Plastic Micro Small Outline Package (UN) [MSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS				
Dimension	MIN	NOM	MAX		
Contact Pitch		0.50 BSC			
Contact Pad Spacing	С		4.40		
Overall Width	Z			5.80	
Contact Pad Width (X10)	X1			0.30	
Contact Pad Length (X10)	Y1			1.40	
Distance Between Pads	G1	3.00			
Distance Between Pads	GX	0.20			

#### Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2021A

### 10-Lead Plastic Dual Flat, No Lead Package (MF) - 3x3x0.9mm Body [DFN]


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing No. C04-063C Sheet 1 of 2

### 10-Lead Plastic Dual Flat, No Lead Package (MF) - 3x3x0.9mm Body [DFN]

For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS		
Dimension	Limits	MIN	NOM	MAX
Number of Pins	N	10		
Pitch	е	0.50 BSC		
Overall Height	Α	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3	0.20 REF		
Overall Length	D	3.00 BSC		
Exposed Pad Length	D2	2.15	2.35	2.45
Overall Width	E	3.00 BSC		
Exposed Pad Width	E2	1.40	1.50	1.75
Contact Width	b	0.18	0.25	0.30
Contact Length	L	0.30	0.40	0.50
Contact-to-Exposed Pad	K	0.20	-	-

#### Notes

Note:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package may have one or more exposed tie bars at ends.
- 3. Package is saw singulated.
- 4. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-063C Sheet 2 of 2

## 10-Lead Plastic Dual Flat, No Lead Package (MF) - 3x3x0.9mm Body [DFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



### RECOMMENDED LAND PATTERN

	Units	MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	Е	0.50 BSC		
Optional Center Pad Width	W2			2.48
Optional Center Pad Length	T2			1.55
Contact Pad Spacing	C1		3.10	
Contact Pad Width (X10)	X1			0.30
Contact Pad Length (X10)	Y1			0.65
Distance Between Pads	G	0.20		

#### Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2063B

### 16-Lead Plastic Quad Flat, No Lead Package (MG) - 3x3x0.9 mm Body [QFN]


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-142A Sheet 1 of 2

### 16-Lead Plastic Quad Flat, No Lead Package (MG) - 3x3x0.9 mm Body [QFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	nits MILLIMETERS		S
Dimension	Dimension Limits		NOM	MAX
Number of Pins	N	16		
Pitch	е	0.50 BSC		
Overall Height	Α	0.80	0.85	0.90
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3	0.20 REF		
Overall Width	Е	3.00 BSC		
Exposed Pad Width	E2	1.00	1.10	1.50
Overall Length	D	3.00 BSC		
Exposed Pad Length	D2	1.00	1.10	1.50
Contact Width	b	0.18	0.25	0.30
Contact Length	L	0.25	0.35	0.45
Contact-to-Exposed Pad	K	0.20	-	-

#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-142A Sheet 2 of 2

### 16-Lead Plastic Quad Flat, No Lead Package (MG) – 3x3x0.9 mm Body [QFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	Е	0.50 BSC		
Optional Center Pad Width	W2			1.20
Optional Center Pad Length	T2			1.20
Contact Pad Spacing	C1		2.90	
Contact Pad Spacing	C2		2.90	
Contact Pad Width (X16)	X1			0.30
Contact Pad Length (X16)	Y1			0.80
Distance Between Pads	G	0.20		

#### Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2142A

NOTES:

## **APPENDIX A: REVISION HISTORY**

## **Revision A (September 2018)**

• Original release of this document.

NOTES:

# APPENDIX B: I<sup>2</sup>C SERIAL INTERFACE

This I<sup>2</sup>C is a two-wire interface that allows multiple devices to be connected to this two-wire bus. Figure B-1 shows a typical I<sup>2</sup>C interface connection.




FIGURE B-1: TYPICAL I'C INTERFACE.

#### **B.1** Overview

A device that sends data onto the bus is defined as a transmitter, and a device receiving data is defined as a receiver. The bus has to be controlled by a Master device which generates the serial clock (SCL), controls the bus access and generates the Start and Stop conditions. Devices that do not generate a serial clock work as Slave devices. Both Master and Slave can operate as transmitter or receiver, but the Master device determines which mode is activated. Communication is initiated by the Master (microcontroller), which sends the Start bit followed by the slave address byte. The first byte transmitted is always the slave address byte, which contains the device code, the address bits and the R/W bit.

The I<sup>2</sup>C interface specifies different communication bit rates. These are referred to as Standard, Fast or High-Speed modes and the MCP47CXBXX supports these three modes. The clock rates (bit rate) of these modes are:

- Standard mode: up to 100 kHz (kbit/s)
- Fast mode: up to 400 kHz (kbit/s)
- High-Speed mode (HS mode): up to 3.4 MHz (Mbit/s)

The I<sup>2</sup>C protocol supports two addressing modes:

- · 7-bit slave addressing
- 10-bit slave addressing (allows more devices on I<sup>2</sup>C bus)

Only 7-bit slave addressing will be discussed in this section.

The  $I^2C$  serial protocol allows multiple Master devices on the  $I^2C$  bus. This is referred to as "Multi-Master". For this, all Master devices must support Multi-Master operation. In this configuration, all Master devices monitor their communication. If they detect that they wish to transmit a bit that is a logic high but is detected as a logic low (some other Master device driving), they "get off" the bus. That is, they stop their communication and continue to listen to determine if the communication is directed towards them.

The I<sup>2</sup>C serial protocol only defines the field types, field lengths, timings, etc., of a frame. The frame content defines the behavior of the device. For details on the frame content (commands/data), refer to **Section 7.0**, **Device Commands**.

The I<sup>2</sup>C serial protocol defines some commands called "General Call Addressing", which allow the master device to communicate to all slave devices on the I<sup>2</sup>C bus

Note: Refer to the NXP specification #UM10204, Rev. 06 4 April 2014 document for more details on the I<sup>2</sup>C specifications.

#### **B.2** Signal Descriptions

The I<sup>2</sup>C interface uses two pins (signals). These are:

- · SDA (Serial Data)
- · SCL (Serial Clock)

#### B.2.1 SERIAL DATA (SDA)

The Serial Data (SDA) signal is the data signal of the device. The value on this pin is latched on the rising edge of the SCL signal when the signal is an input.

With the exception of the Start (Restart) and Stop conditions, the high or low state of the SDA pin can only change when the clock signal on the SCL pin is low. During the high period of the clock, the SDA pin's value (high or low) must be stable. Changes in the SDA pin's value while the SCL pin is high will be interpreted as a Start or a Stop conditions.

#### B.2.2 SERIAL CLOCK (SCL)

The Serial Clock (SCL) signal is the clock signal of the device. The rising edge of the SCL signal latches the value on the SDA pin.

Depending on the clock rate mode, the interface will display different characteristics.

#### B.3 I<sup>2</sup>C Operation

#### B.3.1 I<sup>2</sup>C BIT STATES AND SEQUENCE

Figure B-8 shows the I<sup>2</sup>C transfer sequence, while Figure B-7 shows the bit definitions. The serial clock is generated by the Master. The following definitions are used for the bit states:

- Start Bit (S)
- Data Bit
- Acknowledge (A) <u>Bit</u> (driven low) / No Acknowledge (A) bit (not driven low)
- · Repeated Start Bit (Sr)
- Stop Bit (P)

#### B.3.1.1 Start Bit

The Start bit (see Figure B-2) indicates the beginning of a data transfer sequence. The Start bit is defined as the SDA signal falling when the SCL signal is "high".




FIGURE B-2: START BIT.

#### B.3.1.2 Data Bit

The SDA signal may change state while the SCL signal is low. While the SCL signal is high, the SDA signal MUST be stable (see Figure B-3).




FIGURE B-3: DATA BIT.

#### B.3.1.3 Acknowledge (A) Bit

The A bit (see Figure B-4) is typically a response from the receiving device to the transmitting device. Depending on the context of the transfer sequence, the A bit may indicate different things. Typically, the slave device will supply an A response after the Start bit and 8 "data" bits have been received. An A bit has the SDA signal low, while the  $\overline{\rm A}$  bit has the SDA signal high.




FIGURE B-4: ACKNOWLEDGE WAVEFORM.

Table B-1 shows some of the conditions where the Slave device issues the A or Not A  $(\overline{A})$ .

If an error condition occurs (such as an  $\overline{A}$  instead of A), then a Start bit must be issued to reset the command state machine.

TABLE B-1: MCP47CXBXX A/A RESPONSES

Event	Acknowledge Bit Response	Comment
General Call	Α	
Slave Address valid	Α	
Slave Address not valid	Ā	
Bus Collision	N/A	I <sup>2</sup> C module Resets, or a "Don't Care" if the collision occurs on the Master's "Start bit"


#### B.3.1.4 Repeated Start Bit

The Repeated Start bit (see Figure B-5) indicates the current Master device wishes to continue communicating with the current Slave device without releasing the I<sup>2</sup>C bus. The Repeated Start condition is the same as the Start condition, except that the Repeated Start bit follows a Start bit (with the Data bits + A bit) and not a Stop bit.

The Start bit is the beginning of a data transfer sequence and is defined as the SDA signal falling when the SCL signal is "high".

## **Note 1:** A bus collision during the Repeated Start condition occurs if:

- SDA is sampled low when SCL goes from low to high.
- SCL goes low before SDA is asserted low. This may indicate that another master is attempting to transmit a data '1'.



# FIGURE B-5: REPEAT START CONDITION WAVEFORM.

#### B.3.1.5 Stop Bit

The Stop bit (see Figure B-6) Indicates the end of the I<sup>2</sup>C Data Transfer Sequence. The Stop bit is defined as the SDA signal rising when the SCL signal is "high".

A Stop bit should reset the  $I^2C$  interface of the slave device.




FIGURE B-6: STOP CONDITION RECEIVE OR TRANSMIT MODE.

#### B.3.2 CLOCK STRETCHING

"Clock Stretching" is something the receiving device can do, to allow additional time to "respond" to the "data" that has been received.

#### B.3.3 ABORTING A TRANSMISSION

If any part of the I<sup>2</sup>C transmission does not meet the command format, it is aborted. This can be intentionally accomplished with a Start or Stop condition. This is done so that noisy transmissions (usually an extra Start or Stop condition) are aborted before they corrupt the device.




FIGURE B-7: TYPICAL 8-BIT I<sup>2</sup>C WAVEFORM FORMAT.




FIGURE B-8:  $I^2C$  DATA STATES AND BIT SEQUENCE.

#### B.3.4 SLOPE CONTROL

As the device transitions from High-Speed (HS) mode to Fats (FS) mode, the slope control parameter will change from the HS specification to the FS specification.

For FS and HS modes, the device has a spike suppression and a Schmitt Trigger at SDA and SCL inputs.

#### B.3.5 DEVICE ADDRESSING

The I<sup>2</sup>C Slave Address control byte is the first byte received following the Start condition from the Master device. This byte has 7-bits to specify the Slave Address and the Read/Write control bit.

Figure B-9 shows the I<sup>2</sup>C slave address byte format, which contains the seven address bits and a Read/Write (R/W) bit.




FIGURE B-9: I<sup>2</sup>C SLAVE ADDRESS CONTROL BYTE.

#### B.3.6 HS MODE

The I<sup>2</sup>C specification requires that a High-Speed mode device must be 'activated' to operate in High-Speed (3.4 Mbit/s) mode. This is done by the Master sending a special address byte following the Start bit. This byte is referred to as the High-Speed Master Mode Code (HSMMC).

The device can now communicate at up to 3.4 Mbit/s on SDA and SCL lines. The device will switch out of the HS mode on the next Stop condition.

The master code is sent as follows:

- 1. Start condition (S)
- 2. High-Speed Master Mode Code (0000 1xxx), The xxx bits are unique to the HS mode master.
- 3. No Acknowledge (A)

After switching to HS mode, the next transferred byte is the I<sup>2</sup>C control byte, which specifies the device to communicate with, and any number of data bytes plus acknowledgments. The Master device can then either issue a Repeated Start bit to address a different device (at High-Speed) or a Stop bit to return to Fast/Standard bus speed. After the Stop bit, any other master device (in a multi-master system) can arbitrate for the I<sup>2</sup>C bus.

See Figure B-10 for illustration of an HS mode command sequence.

For more information on the HS mode, or other I<sup>2</sup>C modes, refer to the NXP I<sup>2</sup>C specification.

#### B.3.6.1 Slope Control

The slope control on the SDA output is different between the Fast/Standard Speed and the High-Speed clock modes of the interface.

#### B.3.6.2 Pulse Gobbler

The pulse gobbler on the SCL pin is automatically adjusted to suppress spikes < 10 ns during HS mode.




FIGURE B-10: HS MODE SEQUENCE.

#### B.3.7 GENERAL CALL

The General Call is a method the Master device can use to communicate with all other Slave devices. In a Multi-Master application, the other Master devices are operating in Slave mode. The General Call address has two documented formats. These are shown in Figure B-11.

The I<sup>2</sup>C specification documents three 7-bit command bytes.

The I<sup>2</sup>C specification does not allow '00000000' (00h) in the second byte. Also, the '00000100' and '00000110' functionalities are defined by the specification. Lastly a data byte with a '1' in the LSb indicates a "Hardware General Call".

For details on the operation of the MCP47CXBXX's General Call commands, see **Section 7.3**, **General Call Commands**.

Note: Only one General Call command per issue of the General Call control byte. Any additional General Call commands are ignored and Not Acknowledged.




FIGURE B-11: GENERAL CALL FORMATS.

NOTES:

#### APPENDIX C: TERMINOLOGY

#### C.1 Resolution

The resolution is the number of DAC output states that divide the full-scale range. For the 12-bit DAC, the resolution is 2<sup>12</sup>, meaning the DAC code ranges from 0 to 4095.

Note: When there are 2<sup>N</sup> resistors in the resistor ladder and 2<sup>N</sup> tap points, the full-scale DAC register code is the resistor element (1 LSb) from the source reference voltage

 $(V_{DD} \text{ or } V_{REF}).$ 

#### C.2 Least Significant Bit (LSb)

This is the voltage difference between two successive codes. For a given output voltage range, it is divided by the resolution of the device (Equation C-1). The range may be  $V_{DD}$  (or  $V_{REF}$ ) to  $V_{SS}$  (ideal), the DAC register codes across the linear range of the output driver (Measured 1), or full-scale to zero-scale (Measured 2).

# EQUATION C-1: LSb VOLTAGE CALCULATION

#### Ideal

$$V_{LSb(IDEAL)} = \frac{V_{DD}}{2^N} \text{ or } \frac{V_{REF}}{2^N}$$

#### Measured 1

$$V_{LSb(Measured)} = \frac{V_{OUT(@4032)} - V_{OUT(@64)}}{(4032 - 64)}$$

#### Measured 2

$$V_{LSb} = \frac{V_{OUT(@FS)} - V_{OUT(@ZS)}}{2^{N} - I}$$

2<sup>N</sup> = 4096 (MCP47CVB2X) = 1024 (MCP47CVB1X) = 256 (MCP47CVB0X)

#### C.3 Monotonic Operation

The monotonic operation means that the device's output voltage ( $V_{OUT}$ ) increases with every 1 code step (LSb) increment (from  $V_{SS}$  to the DAC's reference voltage ( $V_{DD}$  or  $V_{REF}$ )).




FIGURE C-1:  $V_W(V_{OUT})$ 

#### C.4 Full-Scale Error (E<sub>FS</sub>)

The Full-Scale Error (see Figure C-3) is the error on the  $V_{OUT}$  pin relative to the expected  $V_{OUT}$  voltage (theoretical) for the maximum device DAC register code (code FFFh for 12-bit, code 3FFh for 10-bit, and code FFh for 8-bit) (see Equation C-2). The error is dependent on the resistive load on the  $V_{OUT}$  pin (and where that load is tied to, such as  $V_{SS}$  or  $V_{DD}$ ). For loads (to  $V_{SS}$ ) greater than specified, the full-scale error will be greater.

The error in bits is determined by the theoretical voltage step size to give an error in LSb.

#### **EQUATION C-2:** FULL SCALE ERROR

$$E_{FS} \, = \, \frac{V_{OUT(@FS)} - V_{IDEAL(@FS)}}{V_{LSb(IDEAL)}} \label{eq:efs}$$

Where:

E<sub>FS</sub> is expressed in LSb

 $V_{OUT(@FS)}$  is the  $V_{OUT}$  voltage when the DAC register code is at full-scale.

V<sub>IDEAL(@FS)</sub> is the ideal output voltage when the DAC register code is at full-scale.

 $V_{LSb(IDEAL)}$  is the theoretical voltage step size.

#### C.5 Zero-Scale Error (E<sub>ZS</sub>)

The Zero-Scale Error (see Figure C-2) is the difference between the ideal and measured  $V_{OUT}$  voltage with the DAC register code equal to 000h (Equation C-3). The error is dependent on the resistive load on the  $V_{OUT}$  pin (and where that load is tied to, such as  $V_{SS}$  or  $V_{DD}$ ). For loads (to  $V_{DD}$ ) greater than specified, the Zero-Scale Error is greater.

The error in bits is determined by the theoretical voltage step size to give an error in LSb.

#### **EQUATION C-3:** ZERO SCALE ERROR

$$E_{ZS} = \frac{V_{OUT(@ZS)}}{V_{LSb(IDEAL)}}$$

Where:

 $\mathsf{E}_{\mathsf{FS}}$  is expressed in LSb

 $V_{OUT(@ZS)}$  is the  $V_{OUT}$  voltage when the DAC register code is at Zero-Scale.

V<sub>LSb(IDEAL)</sub> is the theoretical voltage step size.

#### C.6 Total Unadjusted Error (E<sub>T</sub>)

The Total Unadjusted Error (E<sub>T</sub>) is the difference between the ideal and measured V<sub>OUT</sub> voltage. Typically, calibration of the output voltage is implemented to improve the system's performance.

The error in bits is determined by the theortical voltage step size to give an error in LSb.

Equation C-4 shows the Total Unadjusted Error calculation

## EQUATION C-4: TOTAL UNADJUSTED ERROR CALCULATION

$$E_{T} = \frac{(V_{OUT\_Actual(@code)} - V_{OUT\_Ideal(@code)})}{V_{LSb(Ideal)}}$$

Where:

E<sub>T</sub> is expressed in LSb.

 $V_{OUT\_Actual(@code)}$  = The measured DAC

output voltage at the

specified code

 $V_{OUT\_Ideal(@code)}$  = The calculated DAC

output voltage at the

specified code ( code \* V<sub>LSb(Ideal)</sub> )

V<sub>LSb(Ideal)</sub> = V<sub>REF</sub>/# Steps

12-bit =  $V_{REF}/4096$ 

10-bit =  $V_{REF}/1024$ 8-bit =  $V_{REF}/256$ 

#### C.7 Offset Error (E<sub>OS</sub>)

The Offset Error is the delta voltage of the  $V_{OUT}$  voltage from the ideal output voltage at the specified code. This code is specified where the output amplifier is in the linear operating range; for the MCP47CXBXX we specify code 100 (decimal). Offset Error does not include gain error, which is illustrated in Figure C-2.

This error is expressed in mV. Offset Error can be negative or positive. The error can be calibrated by software in application circuits.




FIGURE C-2: OFFSET ERROR (ZERO GAIN ERROR).

#### C.8 Offset Error Drift (E<sub>OSD</sub>)

The Offset Error Drift is the variation in Offset Error due to a change in ambient temperature. The Offset Error Drift is typically expressed in ppm/°C or  $\mu V$ /°C.

#### C.9 Gain Error (E<sub>G</sub>)

Gain Error is a calculation based on the ideal slope using the voltage boundaries for the linear range of the output driver (e.g., code 100 and code 4000) (see Figure C-3). The Gain Error calculation nullifies the device's Offset Error.

The Gain Error indicates how well the slope of the actual transfer function matches the slope of the ideal transfer function. The Gain Error is usually expressed as percent of full-scale range (% of FSR) or in LSb. FSR is the ideal full-scale voltage of the DAC (see Equation C-5).




FIGURE C-3: GAIN ERROR AND FULL-SCALE ERROR EXAMPLE.

#### **EQUATION C-5:** GAIN ERROR EXAMPLE

$$E_G = \frac{(V_{OUT(@4032)} - V_{OS} - V_{OUT\_Ideal(@4032)})}{V_{Full\text{-}Scale\ Range}} * 100$$
 Where: 
$$E_G \text{ is expressed in \% of Full-Scale\ Range (FSR)}$$
 
$$V_{OUT(@4032)} = \text{The measured\ DAC}$$
 output voltage at the specified code. 
$$V_{OUT\_Ideal(@4032)} = \text{The\ calculated\ DAC}$$
 output voltage at the specified code. 
$$(4032 * V_{LSb(Ideal)})$$
 
$$V_{OS} = \text{Measured\ offset\ voltage.}$$
 
$$V_{Full\text{-}Scale\ Range} = \text{Expected\ Full\text{-}Scale}$$
 output value (such as the  $V_{REF}$  voltage).

#### C.10 Gain Error Drift (E<sub>GD</sub>)

The Gain Error Drift is the variation in Gain Error due to a change in ambient temperature. The Gain Error Drift is typically expressed in ppm/°C (of full-scale range).

#### C.11 Integral Nonlinearity (INL)

The Integral Nonlinearity (INL) Error is the maximum deviation of an actual transfer function from an ideal transfer function (straight line) passing through the defined end-points of the DAC transfer function (after Offset and Gain Errors have been removed).

For the MCP47CXBXX, INL is calculated using the defined end-points, DAC code 64 and code 4032. INL can be expressed as a percentage of Full-Scale Range (FSR) or in LSb. INL is also called relative accuracy. Equation C-6 shows how to calculate the INL error in LSb and Figure C-4 shows an example of INL accuracy.

Positive INL means a  $V_{OUT}$  voltage higher than the ideal one. Negative INL means a  $V_{OUT}$  voltage lower than the ideal one.

#### **EQUATION C-6: INL ERROR**

 $E_{INL} = \frac{(V_{OUT} - V_{Calc\_Ideal})}{V_{LSb(Measured)}}$ 

Where:

INL is expressed in LSb

 $V_{Calc\_Ideal} = Code * V_{LSb(Measured)} + V_{OS}$ 

 $V_{OUT(Code = n)}$  = The measured DAC output voltage with a given DAC

register code

 $V_{LSb(Measured)}$  = For Measured:

(V<sub>OUT(4032)</sub> - V<sub>OUT(64)</sub>)/3968

V<sub>OS</sub> = Measured offset voltage




FIGURE C-4: INL ACCURACY.

#### C.12 Differential Nonlinearity (DNL)

The Differential Nonlinearity (DNL) Error (see Figure C-5) is the measure of step size between codes in actual transfer function. The ideal step size between codes is 1 LSb. A DNL Error of zero would imply that every code is exactly 1 LSb wide. If the DNL Error is less than 1 LSb, the DAC guarantees monotonic output and no missing codes. Equation C-7 shows how to calculate the DNL Error between any two adjacent codes in LSb.

#### **EQUATION C-7:** DNL ERROR

$$E_{DNL} = \frac{(V_{OUT(code = n+1)} - V_{OUT(code = n)})}{V_{LSb(Measured)}} - I$$
 Where:   
DNL is expressed in LSb 
$$V_{OUT(Code = n)} = \text{The measured DAC output}$$
 voltage with a given DAC register code 
$$V_{LSb(Measured)} = \text{For Measured:}$$
 
$$(V_{OUT(4032)} - V_{OUT(64)})/3968$$




FIGURE C-5: DNL ACCURACY.

#### C.13 Settling Time

The Settling time is the time delay required for the  $V_{OUT}$  voltage to settle into its new output value. This time is measured from the start of code transition to when the  $V_{OUT}$  voltage is within the specified accuracy.

For the MCP47CXBXX, the settling time is a measure of the time delay until the  $V_{OUT}$  voltage reaches within 0.5 LSb of its final value, when the volatile DAC register changes from 1/4 to 3/4 of the full-scale range (12-bit device: 400h to C00h).

#### C.14 Major-Code Transition Glitch

Major-Code transition glitch is the impulse energy injected into the DAC analog output when the code in the DAC register changes the state. It is normally specified as the area of the glitch in nV-Sec and is measured when the digital code is changed by 1 LSb at the major carry transition (Example: 011...111 to 100... 000, or 100... 000 to 011 ... 111).

#### C.15 Digital Feed-Through

The digital feed-through is the glitch that appears at the analog output caused by coupling from the digital input pins of the device. The area of the glitch is expressed in nV-Sec and is measured with a full-scale change (Example: all 0s to all 1s and vice versa) on the digital input pins. The digital feed-through is measured when the DAC is not being written to the output register.

#### C.16 -3 dB Bandwidth

This is the frequency of the signal at the  $V_{REF}$  pin that causes the voltage at the  $V_{OUT}$  pin to fall to -3 dB from a static value on the  $V_{REF}$  pin. The output decreases due to the RC characteristics of the resistor ladder and the characteristics of the output buffer.

#### C.17 Power-Supply Sensitivity (PSS)

PSS indicates how the output of the DAC is affected by changes in the supply voltage. PSS is the ratio of the change in  $V_{OUT}$  to a change in  $V_{DD}$  for mid-scale output of the DAC. The  $V_{OUT}$  is measured while the  $V_{DD}$  is varied from 5.5V to 2.7V as a step ( $V_{REF}$  voltage held constant), and expressed in %/%, which is the % change of the DAC output voltage with respect to the % change of the  $V_{DD}$  voltage.

#### **EQUATION C-8: PSS CALCULATION**

$$PSS = \frac{(V_{OUT(@5.5V)} - V_{OUT(@2.7V)}) / V_{OUT(@5.5V)}}{(5.5V - 2.7V) / (5.5V)}$$

Where:

PSS is expressed in %/%.

 $V_{OUT(@5.5V)}$  = The measured DAC output

voltage with  $V_{DD} = 5.5V$ 

 $V_{OUT(@2.7V)}$  = The measured DAC output voltage with  $V_{DD}$  = 2.7V

# C.18 Power-Supply Rejection Ratio (PSRR)

PSRR indicates how the output of the DAC is affected by changes in the supply voltage. PSRR is the ratio of the change in  $V_{OUT}$  to a change in  $V_{DD}$  for full-scale output of the DAC. The  $V_{OUT}$  is measured while the  $V_{DD}$  is varied +/-10% ( $V_{REF}$  voltage held constant), and expressed in dB or  $\mu V/V$ .

#### C.19 V<sub>OUT</sub> Temperature Coefficient

The V<sub>OUT</sub> temperature coefficient quantifies the error in the resistor ladder's resistance ratio (DAC register code value) and Output Buffer due to temperature drift.

#### **C.20** Absolute Temperature Coefficient

The absolute temperature coefficient quantifies the error in the end-to-end output voltage (Nominal output voltage  $V_{OUT}$ ) due to temperature drift. For a DAC, this error is typically not an issue due to the ratiometric aspect of the output.

#### C.21 Noise Spectral Density

The noise spectral density is a measurement of the device's internally generated random noise, and is characterized as a spectral density (voltage per  $\sqrt{\text{Hz}}$ ). It is measured by loading the DAC to the mid-scale value and measuring the noise at the  $V_{OUT}$  pin. It is measured in nV/ $\sqrt{\text{Hz}}$ .

NOTES:

#### PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	<u> </u>	Examples:
Device	Tape and Temperature Package Reel Range	a) MCP47CVB01-E/MF: 1 LSb INL Voltage Output Digital-to-Analog Converter, 8-bit Resolution, Extended Temperature, 10LD DFN, with volatile memory.
Device:	MCP47CXBXX: 1 LSb INL Voltage Output Digital-to-Analog Converters, with I <sup>2</sup> C Interface, 8/10/12-bit Resolution, Single/Dual Outputs and Volatile/MTP Memory	b) MCP47CVB01T-E/MF: 1 LSb INL Voltage Output Digital-to-Analog Converter, 8-bit Resolution, Tape and Reel, Extended Temperature, 10LD DFN, with volatile
Tape and Reel: Temperature Range:	T = Tape and Reel $E = -40^{\circ}\text{C to } +125^{\circ}\text{C (Extended)}$	a) MCP47CVB12-E/MG: 1 LSb INL Voltage Output Digital-to-Analog Converter, 10-bit Resolution, Extended Temperature, 16LD QFN, with volatile memory.
Package:	MF = Plastic Dual Flat, No Lead Package (DFN), 3 x 3 x 0.9 mm, 10-Lead  MG = Plastic Quad Flat, No Lead Package (QFN), 3 x 3 x 0.9 mm, 16-Lead  UN = Plastic Micro Small Outline Package (MSOP), 10-Lead	b) MCP47CVB12T-E/MG: 1 LSb INL Voltage Output Digital-to-Analog Converter, 10-bit Resolution, Tape and Reel, Extended Temperature, 16LD QFN, with volatile memory.
	a) MCP47CMB21-E/UN: 1 LSb INL Voltage Output Digital-to-Analog Converter, 12-bit Resolution, Extended Temperature, 10LD MSOP, with nonvolatile memory.	
		b) MCP47CMB21T-E/UN: 1 LSb INL Voltage Output Digital-to-Analog Converter, 12-bit Resolution, Tape and Reel, Extended Temperature, 10LD MSOP, with nonvolatile memory.
		Note 1: Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option.

NOTES:

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the
  intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not
  mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

# QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

#### **Trademarks**

The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KeeLoq, Kleer, LANCheck, LINK MD, maXStylus, maXTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A. Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, memBrain, Mindi, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM, net. PICkit, PICtail, PowerSmart, PureSilicon. QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2018, Microchip Technology Incorporated, All Rights Reserved. ISBN: 978-1-5224-3559-4



#### Worldwide Sales and Service

#### **AMERICAS**

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200

Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://www.microchip.com/ support

Web Address:

www.microchip.com

Atlanta Duluth, GA

Tel: 678-957-9614 Fax: 678-957-1455

**Austin, TX** Tel: 512-257-3370

Boston

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Dallas

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

**Detroit** Novi, MI

Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis

Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

**Raleigh, NC** Tel: 919-844-7510

New York, NY Tel: 631-435-6000

**San Jose, CA** Tel: 408-735-9110 Tel: 408-436-4270

**Canada - Toronto** Tel: 905-695-1980 Fax: 905-695-2078

#### ASIA/PACIFIC

**Australia - Sydney** Tel: 61-2-9868-6733

**China - Beijing** Tel: 86-10-8569-7000

China - Chengdu Tel: 86-28-8665-5511

**China - Chongqing** Tel: 86-23-8980-9588

**China - Dongguan** Tel: 86-769-8702-9880

**China - Guangzhou** Tel: 86-20-8755-8029

**China - Hangzhou** Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

**China - Nanjing** Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

**China - Shanghai** Tel: 86-21-3326-8000

China - Shenyang

Tel: 86-24-2334-2829 China - Shenzhen

China - Shenzhen Tel: 86-755-8864-2200

**China - Suzhou** Tel: 86-186-6233-1526

**China - Wuhan** Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen Tel: 86-592-2388138

**China - Zhuhai** Tel: 86-756-3210040

#### ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi

Tel: 91-11-4160-8631

India - Pune Tel: 91-20-4121-0141

**Japan - Osaka** Tel: 81-6-6152-7160

**Japan - Tokyo** Tel: 81-3-6880- 3770

Korea - Daegu

Tel: 82-53-744-4301

**Korea - Seoul** Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

**Singapore** Tel: 65-6334-8870

**Taiwan - Hsin Chu** Tel: 886-3-577-8366

Taiwan - Kaohsiung

Tel: 886-7-213-7830

Taiwan - Taipei

Tel: 886-2-2508-8600 Thailand - Bangkok

Tel: 66-2-694-1351

Vietnam - Ho Chi Minh

Tel: 84-28-5448-2100

#### **EUROPE**

Austria - Wels

Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4450-2828

Fax: 45-4485-2829 Finland - Espoo

Tel: 358-9-4520-820

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Garching Tel: 49-8931-9700

**Germany - Haan** Tel: 49-2129-3766400

Germany - Heilbronn Tel: 49-7131-67-3636

Germany - Karlsruhe Tel: 49-721-625370

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Rosenheim Tel: 49-8031-354-560

Israel - Ra'anana Tel: 972-9-744-7705

Italy - Milan

Tel: 39-0331-742611 Fax: 39-0331-466781

**Italy - Padova** Tel: 39-049-7625286

**Netherlands - Drunen** Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7288-4388

**Poland - Warsaw** Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

**Spain - Madrid**Tel: 34-91-708-08-90

Fax: 34-91-708-08-91 **Sweden - Gothenberg** Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

**UK - Wokingham** Tel: 44-118-921-5800 Fax: 44-118-921-5820