

EQCO850SC.3-HS EQCO875SC.3-HS

EQCO850SC.3-HS/EQCO875SC.3-HS Single-Coax Transceiver for LVDS and Gigabit Ethernet Applications

Features

- Combined Transmitter and Receiver with an Integrated Equalizer to Form a Full-Duplex Bidirectional Connection over a Single 50Ω Coax Cable (EQC0850SC-HS) or 75Ω Coax Cable (EQC0875SC-HS)
- Internal LVDS Termination Resistors for Low External Discrete Count
- Allows Power and Data Signal Distribution Over Coax
- Single 3.3 V Supply
- 16-Pin, 0.65 mm Pin Pitch, 4 mm QFN Package
- Pb-Free and RoHS Compliant

Applications

This solution is useful and economical for many markets and applications, including the following:

- Camera Networks
 - Home Security, Surveillance, Industrial/ Inspection, Medical Cameras
- Coax Cable Distribution Infrastructure

Introduction

The EQC0850SC-HS single-coax transceiver is designed to simultaneously transmit and receive signals on a single 50Ω coax cable. A sister product, the EQC0875SC-HS, can achieve similar performance when used in 75Ω coaxial systems.

The EQCO850SC.3-HS works for 50Ω coax applications and the EQCO875SC.3-HS works for 75Ω coax applications. Everything is the same between both parts except the part number, the coax resistance and the characteristic impedance of transmission lines and connectors between the chip and the edge of the boards. Refer to Section 5.0 "Application Information" for information about the typical application circuit.

TYPICAL EQUALIZATION PERFORMANCE FOR EQC0850SC.3-HS

	EQCO850SC.3-HS range using							
Bit Rate	RG174 (Ø RTK (Ø 2.8 RG58 (Ø5 2.8 mm) mm) mm)							
1 Gbps	15m	25m	30m					

Note: For other cable types, the length that can be reached in full-duplex may have a maximum of -12 dB insertion loss at 625 MHz, for a bit rate of 1.25 Gbps. Equalizer performance works up to much higher levels in half-duplex.

TYPICAL EQUALIZATION PERFORMANCE FOR EQC0875SC.3-HS

Bit Rate	EQCO875SC.3-HS range using						
DIL Kale	RG179 RG59 RG6						
1.25 Gbps	20m	40m	80m				

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com**. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS300000000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- · Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

Conventions

The following abbreviations and symbols are used to improve readability.

Example	Description
BIT	Name of a single bit within a field
FIELD.BIT	Name of a single bit (BIT) in FIELD
ху	Range from x to y, inclusive
BITS[m:n]	Groups of bits from m to n, inclusive
PIN	Pin Name
SIGNAL	Signal Name
msb, lsb	Most significant bit, least significant bit
MSB, LSB	Most significant byte, least significant byte
zzzzb	Binary number (value zzzz)
0xzzz	Hexadecimal number (value zzz)
zzh	Hexadecimal number (value zz)
rsvd	Reserved memory location. Must write 0, read value indeterminate
code	Instruction code, or API function or parameter
Multi Word Name	Used for multiple words that are considered a single unit, such as: <i>Resource Allocate</i> message, or <i>Connection Label</i> , or <i>Decrement Stack Pointer</i> instruction.
Section Name	Emphasis, Reference, Section or Document name.
VAL	Over-bar indicates active low pin or register bit
x	Don't care
<parameter></parameter>	<> indicate a Parameter is optional or is only used under some conditions
{,Parameter}	Braces indicate Parameter(s) that repeat one or more times.
[Parameter]	Brackets indicate a nested Parameter. This Parameter is not real and actually decodes into one or more real parameters.

TABLE OF CONTENTS

DEVICE OVERVIEW	5
EQCO875SC.3-HS PINOUT	6
CIRCUIT OPERATION	8
ELECTRICAL CHARACTERISTICS	9
APPLICATION INFORMATION	. 11
PACKAGING INFORMATION	. 15
	EQCO875SC.3-HS PINOUT CIRCUIT OPERATION ELECTRICAL CHARACTERISTICS APPLICATION INFORMATION

1.0 DEVICE OVERVIEW


The EQCO850SC-HS (EQCO875SC-HS) is ideally suited for simplex and duplex LVDS connections over 50Ω (75Ω) coax cables at 1.25 Gbps. For correct operation, the signals must be NRZ (Non-Return-to-Zero) 8B10B encoded. Excellent EMI/RFI coax cable shielding allows for good EMI properties.

The EQCO850SC-HS operates with a variety of 50Ω coax cables, including the cost-effective 2.8 mm diameter RTK cable (e.g., Leoni Dakar 302) commonly used for radio and navigation antennas in automotive applications. This cable fits well with the standardized (DIN and USCAR), high-performance, cost-effective RF connectors: SAE/USCAR-18 "FAKRA/SMB RF Connector".

The EQC0875SC-HS is typically useful in situations where legacy 75 Ω cables are present.

Figure 1-1 illustrates a typical LVDS coaxial connection. It can be used for Gigabit Ethernet connections over a single coax cable.





2.0 EQCO875SC.3-HS PINOUT




FIGURE 2-1: EQCO850SC.3-HS PIN DIAGRAM (VIEWED FROM TOP)

TABLE 2-1: EQCO850SC.3-HS PIN DESCRIPTIONS

Pin Number	Pin Name	Signal Type	Description
(TAB)	GND	Power	Connect to ground of power supply.
15	DVCC	Power	Connect to +3.3V of power supply.
13	DGND	Power	Connect to ground of power supply.
1	AVCC	Power	Analog VCC. Connect to +3.3V of power supply via RF choke and capacitor to cable outer screen.
4	AGND	Power	Analog GND. Connect to cable outer screen.
2	SDIO	Bidirectional	Serial Input/Output. Connect to center conductor of 50Ω coax cable.
3	REF	Bidirectional	Reference. Connect through 50Ω resistor (or impedance matched to cable) to cable outer screen.
8	CD	Output (open drain)	Leave unconnected. Use of this pin is not advised in practice.
10, 9	SDIp/SDIn	Input	Positive/negative differential serial input. Connect to the LVDS output.
12, 11	SDOp/SDOn	Output	Positive/negative differential serial input. Connect to the LVDS input.
14, 5	OPT0, OPT1	Input	Connect Opt0 and Opt1 both to DVCC (3.3V).
6, 7	CLK, SI	Input	Used for Production test. Connect to DGND.
16	CCUT	Analog	Not used in LVDS applications. Connect to Pin 15 DVCC.




FIGURE 2-2: EQCO850SC-HS BLOCK DIAGRAM SHOWING ELECTRICAL CONNECTIONS

2.1 SDIp/SDIn

SDIp/SDIn together form a differential input pair. The serial data received on these pins will be transmitted on SDIO. The Input pre-driver automatically corrects for variations in signal levels and different edge slew rates at these inputs before they go into the Active Splitter/Combiner for transmission over the coax.

SDIp and SDIn inputs are differentially terminated by 100Ω on-chip. The center of the 100Ω is connected to DGND with a $10 k\Omega$ resistor for DC biasing. The inputs also have protection diodes to ground for ESD purposes. Always AC-couple these inputs to the outputs of the LVDS driver.

A Transmit Wake-Up detection circuit puts both the Input pre-driver and the Active Signal Splitter/Combiner into a low-power mode when no signal is detected on the SDIp/SDIn signal pair.

2.2 SDIO/REF

The signal on the SDIO pin is the sum of the incoming signal (i.e. the signal transmitted by the EQC0850SC-HS on the far-end side of the coax) and the outgoing signal (i.e. the signal based on SDIp/SDIn). The far-end signal is extracted by subtraction of the near-end signal, and it is this voltage that the equalizer analyzes and adaptively equalizes for level and frequency response based on the knowledge that the originating signal is DC-balanced and run-length encoded before transmission.

The REF signal carries a precise anti-phase current to the transmit current on SDIO. REF must be connected directly to AGND at the connector (see Figure 5-1) via a resistor precisely matched to the impedance of the coaxial cable used.

2.3 SDOp/SDOn

SDOp/SDOn together form a differential pair outputting the reconstructed far-end transmit signal. The EQC0850SC-HS uses LVDS drivers with source matching for a 100Ω transmission line. This LVDS signal can normally be connected (subject to input common-mode requirements) directly to the RX signal pair of a standard LVDS receiver.

2.4 CLK, SI

These pins are used for production test and/or reserved for future options. For normal operation, connect them to DGND as indicated in Table 2-1.

3.0 CIRCUIT OPERATION

3.1 Pre-Driver

The pre-driver removes any dependency on the LVDS transmitter for the amplitude and rise time of the outgoing signal on SDIO.

3.2 Active Signal Splitter/Combiner

The active splitter/combiner controls the amplitude and rise time of the outgoing coax signal and transmits it via a precise 50Ω output termination resistor. The output resistor when balanced with the coax characteristic impedance also forms part of a hybrid splitter circuit which subtracts the TX output from the signal on the SDIO output to give yield the far end TX signal. The return loss of the coax termination is a key factor in the performance of the line hybrid.

3.3 Equalizer Core

The EQCO4850SC-HS has an embedded high-speed equalizer in the receive path with unique characteristics:

· Auto-adaptive

The equalizer controls a multiple-pole analog filter which compensates for attenuation of the cable, as illustrated in Figure 3-1. The filter frequency response needed to restore the signal is automatically determined by the device using a time-continuous feedback loop that measures the frequency components in the signal. Upon the detection of a valid signal, the control loop converges within a few microseconds.

· Variable gain

EQCO850SC-HSs are used in pairs; one at each end of the coax. The EQCO850SC-HS can be used with any LVDS driver with a differential transmit amplitude in the range of 300 mV to 800 mV; the transmit amplitude on the coax is regulated by the input pre-driver. The receiver equalizer has variable gain to compensate for attenuation through the coax. Example equalizer performance measurements can be found in Section Appendix A: "Typical Operating Characteristics".




FIGURE 3-1: PRINCIPLE OF EQUALIZER OPERATION

4.0 ELECTRICAL CHARACTERISTICS

4.1 Absolute Maximum Ratings

Stresses beyond those listed under this section may cause permanent damage to the device. These are stress ratings only and are not tested. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

TABLE 4-1: ABSOLUTE MAXIMUM RATINGS

Parameter	Min.	Тур.	Max.	Units	Conditions
Storage Temperature	-65	_	+150	°C	
Ambient Temperature	-55	_	+125	°C	Power Applied
Operating Temperature	-40	_	+85	°C	Normal Operation (VCC = 3.3V ±5%)
Supply Voltage to Ground	-0.5	_	+4.0	V	
DC Input Voltage	-0.5	_	+4.0	V	
DC Voltage to Outputs	-0.5	_	+4.0	V	
Current into Outputs	_	_	90	mA	Outputs Low

TABLE 4-2:ELECTRICAL CHARACTERISTICS (OVER THE OPERATING VCC AND -40 TO +85°C
RANGE)

Parameter	Min.	Тур.	Max.	Unit	Description
Power Supply					
V _{CC}	3.2	3.3	3.4	V	Supply voltage.
I _s	47.5	62.5	75.5	mA	Supply current, both transmitting and receiving.
I _{sr}	25	35	43	mA	Supply current when only receiving.
SDIp/SDIn Input (LVDS-lik	e)				
ΔV_i	250	_	800	mV	Input amplitude V _{SDIp,n} .
V _{turnon}	80	140	200	mV	Minimal ΔV_i to turn on transmit function.
V _{cmin}	Note 4	0	Note 4	V	Common-mode input voltage (terminated to DGND via 10 k Ω and with protection diodes).
R _{input}	93	104	117	Ω	Differential input termination.
SDIO Connection to Coax					
Z _{coax}	48 (72)	50 (75)	52 (78)	Ω	Coax cable characteristic impedance.
R _{SDIO}	46 (69)	51 (76)	55 (82)	Ω	Input impedance between SDIO and AGND.
R _{loss}	15	_	_	dB	Coax return-loss as seen on SDIO pin. Fre- quency range = 10 MHz-625 MHz.
ΔV_{TX}	270	325	380	mV	Transmit amplitude.
t _{rise_tx}	350	450	550	ps	Rise/fall time 20% to 80% of $\Delta V_{TX.}$
Att _{max}	—	12		dB	Cable attenuation budget @ 625 MHz.
ΔV_{RXmin}	_	40	_	mV	Minimum input for fully reconstructed output.

EQCO850SC.3-HS/EQCO875SC.3-HS

TABLE 4-2:ELECTRICAL CHARACTERISTICS (OVER THE OPERATING VCC AND -40 TO +85°C
RANGE) (CONTINUED)

SDOp/SDOn Outputs (LVDS-compatible)							
ΔV _o	300	350	400	mV	Output amplitude V _{SDOp,n.}		
V _{cmout}	1.1	1.2	1.3	V	Common-mode output voltage.		
$\Delta V_{o_{off}}$	-20	0	20	mV	Output amplitude V _{SDOp,n} with equalizer off.		
R _{output}	92	102	115	Ω	Differential termination between SDOp and SDOn.		
t _{rise_o}	150	240	350	ps	Rise/fall time 20% to 80% of V _{SDOp,n} .		

TABLE 4-3: JITTER PERFORMANCE


Parameter	Min.	Тур.	Max.	Units	Conditions
Jitter peak-to-peak on SDO		170	500	ps	12dB cable attenuation, over full $V_{CC,}\Delta V_{TX}$ range, temp range, full duplex 8B10B encoded pattern

5.0 APPLICATION INFORMATION

5.1 Typical LVDS Application Circuit

Figure 5-1 illustrates a typical schematic implementation.





To improve isolation from noise on the board power plane and improve EMC immunity and emissions, it is recommended to power the transmit side of the equalizer (AVCC) through a ferrite bead. A 0.1 μ F decoupling capacitor should be placed as close as possible to the chip between the VCC pin and the GND pin. Ground vias should be placed as close as possible to the device GND pins to minimize inductance.

In full duplex, the maximum-length performance depends on the level of near-end crosstalk and far-end return-loss. For full-duplex operation, position the chip close to the used connector.

All the elements need to have impedances according to the choice between a 50Ω system or a 75Ω system: the chips used on both sides, the impedances between the chip and the connector, the PCB connector itself, the connectors on the coax cable and the coax itself. If one impedance is wrong (e.g. a 75Ω BNC connector in a 50Ω system), this impedance discontinuity will cause a reflection, limiting the performance of the full-duplex maximum cable length.

5.2 Gigabit Ethernet Application Circuit




FIGURE 5-2: GigE APPLICATION CIRCUIT

The EQCO850SC.3-HS/EQCO875SC.3-HS can be interfaced with a Gigabit Ethernet PHY capable of 1000Base-X or SGMII operation.

The device operates completely transparent to the Ethernet PHY.

The schematic in Figure 5-2 shows a Gigabit Ethernet to coax converter. Two of such modules can be used in an Ethernet over coax application.

5.3 Power Over Coax

Figure 5-2 shows a typical power over coax (PoC) implementation with two ferrite beads (FB1, FB2) and an inductor (L1).

Alternatively, depending on the PoC and system requirements, a circuit with one ferrite bead can be used.

The PoC circuit increases the return loss of the system and therefore reduces the maximum attainable cable length.

To minimize the impact, special care must be taken during component selection.

Generally, the FB M series from Taiyo Yuden for the ferrite beads and the 1812PS series from Coilcraft are recommended.

PoC Current	PoC Current Ferrite Beads	
<1A	FBMH608HM102-T FBMH1608HL331-T	1812PS-103KLB
<1A	FBMH3225HM102NT	1812PS-152KLB

TABLE 5-1:	RECOMMENDED COMPONENTS
------------	-------------------------------

Depending on the specific application, other values may be optimal.

Typically the best results are obtained by choosing the ferrite bead with the smallest footprint and high impedance (\sim 1k Ω at 625MHz) and the inductor with the highest SRF allowed by the required PoC current.

It is possible to reduce the impact of the PoC network by adding the same ferrite beads to the REF output between R2 and C6 to ground.

5.4 Guidelines for PCB Layout

Because signals are strongly attenuated by long cables, special attention should be paid to the PCB layout between the coaxial connector and the EQC0850SC-HS. The EQC0850SC-HS should be as close as is practical to the coaxial connector. The trace between the coaxial connector and the EQC0850SC-HS (EQC0875SC-HS) must be a 50Ω (75 Ω) trace referenced to GND. To avoid noise pickup, other traces carrying digital signals or fast-switching signals should be placed as far away as possible from this trace.

The following diagram shows the layout of the critical section of the circuit shown in Figure 5-2.





FIGURE 5-3: CIRCUIT DIAGRAM (CRITICAL LAYOUT SECTION)

EQCO850SC.3-HS/EQCO875SC.3-HS

FIGURE 5-4: RECOMMENDED LAYOUT



The ground layout of the EQC0850SC.3-HS is critical to the EMC and EMI performance of the circuit. The AGND connection should be made directly to the body of the connector as shown in Figure 5-3. It should not be connected directly to the GND tab of the chip. Similarly, AVCC should be decoupled directly to the connector body (see position of C4). The termination resistor (R2) must have its ground connection at the connector body.

To reduce the parasitic capacitance of the connector, power over coax network and chip package, the ground and power planes should be removed underneath these areas as indicated in Figure 5-3.


The SDIp/SDIn and SDOp/SDOn differential traces should be laid out as 100Ω differential traces.


The power over coax network should be placed as close as possible to the connector.


6.0 PACKAGING INFORMATION

6.1 Package Marking Information

16-Lead Plastic Quad Flat, No Lead Package – 4x4x0.9 mm Body [QFN]








Legei	nd: XXX Y YY WW NNN @3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC [®] designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator ((e3)) can be found on the outer packaging for this package.
Note:	be carrie	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information.

16-Lead Plastic Quad Flat, No Lead Package (8E) - 4x4x0.9 mm Body [QFN]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-259B Sheet 1 of 2

16-Lead Plastic Quad Flat, No Lead Package (8E) - 4x4x0.9 mm Body [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units			MILLIMETERS			
Dimension	Limits	MIN	NOM	MAX			
Number of Pins	Ν	16					
Pitch	е	0.65 BSC					
Overall Height	Α	0.80	0.87	0.95			
Standoff	A1	0.00 0.02		0.05			
Terminal Thickness	A3	0.20 REF					
Overall Width	E	4.00 BSC					
Exposed Pad Width	E2	1.95	2.05	2.15			
Overall Length	D	4.00 BSC					
Exposed Pad Length	D2	1.95	2.05	2.15			
Terminal Width	b	0.25	0.30	0.35			
Terminal Length	L	0.45	0.55	0.65			
Terminal-to-Exposed-Pad	Κ	0.425 REF					

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated

3. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-259B Sheet 2 of 2

EQCO850SC.3-HS/EQCO875SC.3-HS

16-Lead Plastic Quad Flat, No Lead Package (8E) - 4x4x0.9 mm Body [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

Units		MILLIMETERS			
Dimension Limits		MIN	NOM	MAX	
Contact Pitch	E	0.65 BSC			
Optional Center Pad Width	X2			2.15	
Optional Center Pad Length	Y2			2.15	
Contact Pad Spacing	C1		3.625		
Contact Pad Spacing	C2		3.625		
Contact Pad Width (X16)	X1			0.30	
Contact Pad Length (X16)	Y1			0.725	
Contact Pad to Center Pad (X16)	G1	0.20			

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2259A

APPENDIX A: TYPICAL OPERATING CHARACTERISTICS

All measurements at VCC = 3.3V, temp = +25°C, data pattern = PRBS9, 630 mV PHY transmit amplitude.





FIGURE A-2: TYPICAL EYE AT SDIO OUTPUT THROUGH 1M COAX CABLE



EQCO850SC.3-HS/EQCO875SC.3-HS

The following figures show a typical system link EYE-diagram at room temperature through a variable cable length full and half duplex. The differential output V_{SDOp} - V_{SDOn} is shown. The duty cycle distortion is due to the use of a shielded twisted pair cable/connector. Duty cycle distortion is normally very small.

FIGURE A-3: 1M RG174, HALF-DUPLEX




FIGURE A-4: 5M RG174, HALF-DUPLEX




FIGURE A-5: 10M RG174, HALF-DUPLEX




FIGURE A-6: 20M RG174, HALF-DUPLEX





FIGURE A-7: 1M RG174, HALF-DUPLEX










FIGURE A-9: 10M RG174, HALF-DUPLEX







APPENDIX B: REVISION HISTORY

Revision D (December 2018)

- In Section 4.1 "Absolute Maximum Ratings", in Electrical Characteristics table, changed Vcc range set to 3.2-3.4V
- In Section 5.2 "Gigabit Ethernet Application Circuit", Included Gigabit Ethernet Application Circuit

Revision C (April 2016)

Revised Section 2.1 "SDIp/SDIn"

Revision B (April 2016)

- Updated Section 6.0 "Packaging Information".
- Removed electrostatic discharge ratings from Table 4-1.
- Minor typographical changes.

Revision A (July 2015)

• This is the initial release of the document in the Microchip format. This replaces EqcoLogic document version 2.0.

Revision Level	Date	Correction
2v0	1/28/14	Targeting data sheet for LVDS and Gigabit Ethernet applications. Merging 50Ω and 75Ω systems into one data sheet. Temperature limits set to -45° C to $+85^{\circ}$ C.
1v0	4/30/10	Based on the EQCO800SC generic data sheet, adapted for LVDS

TABLE B-1: REVISION HISTORY

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- · Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support

PRODUCT IDENTIFICATION SYSTEM

To order parts, including industrial, or obtain information, for e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	xxxx	E	Exa	mples:	
Device	Package	a)	a)	EQCO850SC.3-HS-TR	AY = 50Ω Coax, Industrial temperature, 16-Lead QFN package, Tray packaging
Device:	EQCO850SC.3-HS EQCO875SC.3-HS	b)))	EQCO875SC.3-HS	 75Ω Coax, Industrial temperature, 16-Lead QFN package, Tube packaging
Package:	TRAY = Tray "blank" = Tube				

EQCO850SC.3-HS/EQCO875SC.3-HS

NOTES:

Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- · Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEEL0Q® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV — ISO/TS 16949—

Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KeeLoq, KeeLoq logo, Kleer, LANCheck, LINK MD, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, PICSTART, PIC32 logo, RightTouch, SpyNIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, ETHERSYNCH, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and QUIET-WIRE are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PureSilicon, RightTouch logo, REAL ICE, Ripple Blocker, Serial Quad I/O, SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

S 2010 - 2018, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-2596-0



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta

Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI Tel[.] 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733 China - Beijing

Tel: 86-10-8569-7000 China - Chengdu

Tel: 86-28-8665-5511 China - Chongqing Tel: 86-23-8980-9588

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

China - Wuhan Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen Tel: 86-592-2388138 China - Zhuhai Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631

India - Pune Tel: 91-20-4121-0141

Japan - Osaka Tel: 81-6-6152-7160

Japan - Tokyo Tel: 81-3-6880- 3770

Korea - Daegu Tel: 82-53-744-4301

Korea - Seoul Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

Singapore Tel: 65-6334-8870

Taiwan - Hsin Chu Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351 Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

Netherlands - Drunen Tel: 31-416-690399

> Fax: 31-416-690340 Norway - Trondheim

EUROPE

Austria - Wels

Tel: 43-7242-2244-39

Tel: 45-4450-2828

Fax: 45-4485-2829

Tel: 358-9-4520-820

Tel: 33-1-69-53-63-20

Fax: 33-1-69-30-90-79

Germany - Garching

Tel: 49-2129-3766400

Germany - Heilbronn

Tel: 49-7131-67-3636

Germany - Karlsruhe

Tel: 49-721-625370

Germany - Munich

Tel: 49-89-627-144-0

Fax: 49-89-627-144-44

Germany - Rosenheim

Tel: 49-8031-354-560

Israel - Ra'anana

Italy - Milan

Italy - Padova

Tel: 972-9-744-7705

Tel: 39-0331-742611

Fax: 39-0331-466781

Tel: 39-049-7625286

Tel: 49-8931-9700

Germany - Haan

Finland - Espoo

France - Paris

Fax: 43-7242-2244-393

Denmark - Copenhagen

Tel: 47-7288-4388 Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820

DECEMBER 2018