

#### MAY 2017

## 128Kx16 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC RAM

## **KEY FEATURES**

- High-speed access time: 45ns, 55ns
- CMOS low power operation
  - Operating Current: 18 mA (max) at 85°C
  - CMOS Standby Current: 5.4uA (typ) at 25°C
- TTL compatible interface levels
- Single power supply

   -1.65V-2.2V VDD (IS62WV12816EALL)
   2.2V-3.6V VDD (IS62/65WV12816EBLL)
- Three state outputs
- Industrial and Automotive temperature support
- Lead-free available

## DESCRIPTION


The *ISSI* IS62/65WV12816EALL/EBLL are high-speed, 2M bit static RAMs organized as 128K words by 16 bits. It is fabricated using *ISSI*'s high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields high-performance and low power consumption devices.

When CS1# is HIGH (deselected) or when CS2 is LOW (deselected) or when CS1# is LOW, CS2 is HIGH and both LB# and UB# are HIGH, the device assumes a standby mode at which the power dissipation can be reduced down with CMOS input levels.

Easy memory expansion is provided by using Chip Enable and Output Enable inputs. The active LOW Write Enable (WE#) controls both writing and reading of the memory. A data byte allows Upper Byte (UB#) and Lower Byte (LB#) access.

The IS62/65WV12816EALL/EBLL are packaged in the JEDEC standard 48-pin mini BGA (6mm x 8mm) and 44-Pin TSOP (TYPE II)

## BLOCK DIAGRAM



Copyright © 2017 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that:


a.) the risk of injury or damage has been minimized;

b.) the user assume all such risks; and

c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances



# **PIN CONFIGURATIONS**



## **PIN DESCRIPTIONS**

A0-A16	Address Inputs
I/O0-I/O15	Data Inputs/Outputs
CS1#, CS2	Chip Enable Input
OE#	Output Enable Input
WE#	Write Enable Input
LB#	Lower-byte Control (I/O0-I/O7)
UB#	Upper-byte Control (I/O8-I/O15)
NC	No Connection
Vdd	Power
GND	Ground

#### 44-Pin mini TSOP (Type II) (Package Code T)

A4 🔲 1	44 🗌 A5
A3 🗌 2	43 🗌 A6
A2 🗌 3	42 🗌 A7
A1 🗌 4	41 🗌 OE#
A0 🗌 5	40 🗌 UB#
CS# 🗌 6	39 🗌 LB#
1/00 7	38 🗌 1/015
I/O1 🗌 8	37 🗌 1/014
I/O2 🗌 9	36 🗌 1/013
I/O3 🔲 10	35 🗌 1/012
VDD 11	34 🗌 GND
GND 12	33 🗌 VDD
I/O4 🗌 13	32 🗌 1/011
I/O5 🗌 14	31 1/010
I/O6 🔲 15	30 1/09
1/07 🔲 16	29 1/08
WE# 🔲 17	28 NC
A16 🔲 18	27 A8
A15 🔲 19	26 A9
A14 🗌 20	25 A10
A13 🔲 21	24 🗌 A11
A12 22	23 🗌 NC



# **FUNCTION DESCRIPTION**

SRAM is one of random access memories. Each byte or word has an address and can be accessed randomly. SRAM has three different modes supported. Each function is described below with Truth Table.

## STANDBY MODE

Device enters standby mode when deselected (CS1# HIGH or CS2 LOW or both UB# and LB# are HIGH). The input and output pins (I/O0-15) are placed in a high impedance state. The current consumption in this mode will be ISB1 or ISB2. CMOS input in this mode will maximize saving power.

## WRITE MODE

Write operation issues with Chip selected (CS1# LOW and CS2 HIGH) and Write Enable (WE#) input LOW. The input and output pins (I/O0-15) are in data input mode. Output buffers are closed during this time even if OE# is LOW. UB# and LB# enables a byte write feature. By enabling LB# LOW, data from I/O pins (I/O0 through I/O7) are written into the location specified on the address pins. And with UB# being LOW, data from I/O pins (I/O8 through I/O15) are written into the location.

## **READ MODE**

Read operation issues with Chip selected (CS1# LOW and CS2 HIGH) and Write Enable (WE#) input HIGH. When OE# is LOW, output buffer turns on to make data output. Any input to I/O pins during READ mode is not permitted. UB# and LB# enables a byte read feature. By enabling LB# LOW, data from memory appears on I/O0-7. And with UB# being LOW, data from memory appears on I/O8-15.

In the READ mode, output buffers can be turned off by pulling OE# HIGH. In this mode, internal device operates as READ but I/Os are in a high impedance state. Since device is in READ mode, active current is used.

Mode	CS1#	CS2	WE#	OE#	LB#	UB#	I/O0-I/O7	I/O8-I/O15	VDD Current
	Н	Х	Х	Х	Х	Х	High-Z	High-Z	
Not Selected	Х	L	Х	Х	Х	Х	High-Z	High-Z	ISB1,ISB2
	Х	Х	Х	Х	Н	Н	High-Z	High-Z	
Output Disabled	L	Н	Н	Н	L	Х	High-Z	High-Z	ICC
	L	Н	Н	Н	Х	L	High-Z	High-Z	
	L	Н	Н	L	L	Н	DOUT	High-Z	
Read	L	Н	Н	L	Н	L	High-Z	DOUT	ICC
	L	Н	Н	L	L	L	DOUT	DOUT	
	L	Н	L	Х	L	Н	DIN	High-Z	
Write	L	Н	L	Х	Н	L	High-Z	DIN	ICC
	L	Н	L	Х	L	L	DIN	DIN	

#### TRUTH TABLE



# ABSOLUTE MAXIMUM RATINGS AND OPERATING RANGE

## ABSOLUTE MAXIMUM RATINGS (1)

Symbol	Parameter	Value	Unit
Vterm	Terminal Voltage with Respect to GND	-0.2 to +3.9(V <sub>DD</sub> +0.3V)	V
tBIAS	Temperature Under Bias	-55 to +125	٥C
Vdd	V <sub>DD</sub> Related to GND	-0.2 to +3.9(V <sub>DD</sub> +0.3V)	V
tStg	Storage Temperature	-65 to +150	٥C
Iout <sup>(2)</sup>	DC Output Current (LOW)	20	mA

Notes:

1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. This condition is not per pin. Total current of all pins must meet this value.

#### **OPERATING RANGE**<sup>(1)</sup>

Range	Device Marking	Ambient Temperature	VDD
Commercial	IS62WV12816EALL	0°C to +70°C	1.65V-2.2V
Industrial	IS62WV12816EALL	-40°C to +85°C	1.65V-2.2V
Commercial	IS62WV12816EBLL	0°C to +70°C	2.2V-3.6V
Industrial	IS62WV12816EBLL	-40°C to +85°C	2.2V-3.6V
Automotive	IS65WV12816EBLL	-40°C to +125°C	2.2V-3.6V

Note:

1. Full device AC operation assumes a 100 µs ramp time from 0 to Vcc(min) and 200 µs wait time after Vcc stabilization.

## PIN CAPACITANCE <sup>(1)</sup>

Parameter	Symbol	Test Condition	Max	Units
Input capacitance	CIN		10	pF
DQ capacitance (IO0–IO15)	Ci/O	$T_A = 25^{\circ}C$ , f = 1 MHz, $V_{DD} = V_{DD}(typ)$	10	pF

Note:

1. These parameters are guaranteed by design and tested by a sample basis only.

#### THERMAL CHARACTERISTICS (1)

Symbol	Rating	Units
R <sub>θJA</sub>	TBD	°C/W
R <sub>θJB</sub>	TBD	°C/W
R <sub>θJC</sub>	TBD	°C/W
	Reja Rejb	Reja     TBD       RejB     TBD

Note:

1. These parameters are guaranteed by design and tested by a sample basis only.




## AC TEST CONDITIONS (OVER THE OPERATING RANGE)

Parameter	Unit (1.65V~2.2V)	Unit (2.2V~3.6V)		
Input Pulse Level	OV to V <sub>DD</sub>	0V to V <sub>DD</sub>		
Input Rise and Fall Time	1V/ns	1V/ns		
Output Timing Reference Level	0.9V	1/2 V <sub>DD</sub>		
R1	13500	1005		
R2	10800	820		
Vtm	1.8V	Vdd		
Output Load Conditions	Refer to Figure 1 and 2			

## **OUTPUT LOAD CONDITIONS FIGURES**









# **ELECTRICAL CHARACTERISTICS**

## IS62WV12816EALL DC ELECTRICAL CHARACTERISTICS-I (OVER THE OPERATING RANGE)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Vон	Output HIGH Voltage	Iон = -0.1 mA	1.4	—	V
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 0.1 mA	—	0.2	V
VIH <sup>(1)</sup>	Input HIGH Voltage		1.4	V <sub>DD</sub> + 0.2	V
V <sub>IL</sub> (1)	Input LOW Voltage		-0.2	0.4	V
ILI	Input Leakage	$GND < V_{IN} < V_{DD}$	–1	1	μA
Ilo	Output Leakage	$GND < V_{IN} < V_{DD}$ , Output Disabled	-1	1	μA

Notes:

1. VILL(min) = -1.0V AC (pulse width < 10ns). Not 100% tested.

VIHH (max) = VDD + 1.0V AC (pulse width < 10ns). Not 100% tested.

## IS62(5)WV12816EBLL DC ELECTRICAL CHARACTERISTICS-I (OVER THE OPERATING RANGE)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Vон	Output HIGH Voltage	2.2 ≤ V <sub>DD</sub> < 2.7, I <sub>OH</sub> = -0.1 mA	2.0	—	V
		2.7 ≤ V <sub>DD</sub> ≤ 3.6, I <sub>OH</sub> = -1.0 mA	2.4		V
Vol	Output LOW Voltage	$2.2 \le V_{DD} < 2.7, I_{OL} = 0.1 \text{ mA}$	—	0.4	V
		$2.7 \le V_{DD} \le 3.6$ , $I_{OL} = 2.1 \text{ mA}$		0.4	V
V <sub>IH</sub> <sup>(1)</sup>	Input HIGH Voltage	$2.2 \le V_{DD} < 2.7$	1.8	V <sub>DD</sub> + 0.3	V
		$2.7 \le V_{DD} \le 3.6$	2.2	V <sub>DD</sub> + 0.3	V
$V_{IL}^{(1)}$	Input LOW Voltage	$2.2 \le V_{DD} < 2.7$	-0.3	0.6	V
		$2.7 \le V_{DD} \le 3.6$	-0.3	0.8	V
ΙLI	Input Leakage	GND < VIN < VDD	-1	1	μA
LO	Output Leakage	GND < VIN < VDD, Output Disabled	-1	1	μA

Notes:

1. VILL(min) = -2.0V AC (pulse width < 10ns). Not 100% tested.

VIHH (max) = VDD + 2.0V AC (pulse width < 10ns). Not 100% tested.



# IS62WV12816EALL DC ELECTRICAL CHARACTERISTICS-II FOR POWER (OVER THE OPERATING RANGE)

Symbol	Parameter	Test Conditions	Gr	ade	55r	າຣ	Unit
Symbol	Falalletei		Orace		Тур (1)	Max	Onit
ICC	VDD Dynamic Operating	V <sub>DD</sub> =V <sub>DD</sub> (max), I <sub>OUT</sub> =0mA, f = f <sub>max</sub>	Com.		10	15	mA
Supply Current		$CS1\# = V_{IL}, CS2 = V_{IH}$		nd.	-	18	
1001	VDD Static Operating	V <sub>DD</sub> =V <sub>DD</sub> (max), I <sub>OUT</sub> = 0mA, f=0		om.	1	3	٣A
	ICC1 Supply Current	$CS1\# = V_{IL}, CS2 = V_{IH}$	Ind.		-	3	mA
				25°C	5.4	10	
ISB2	CMOS Standby Current		Com.	45°C	5.6	11	
15B2 (C	(CMOS Inputs)			70°C	7.0	13	μA
		$VIIN \ge 0.2V \text{ OF } VIIN \ge V_{DD} - 0.2V$		85°C	7.6	16	

Note:

1. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at VDD = 1.8V

# IS62(5)WV12816EBLL DC ELECTRICAL CHARACTERISTICS-II FOR POWER (OVER THE OPERATING RANGE)

Symbol	Parameter Test Conditions		<b>C</b> ,	ada	45/5	5ns	Unit	
Symbol	Parameter	Test Conditions	Gr	ade	Typ <sup>(1)</sup>	Max	Unit	
			Co	om.	10	15		
ICC VDD Dynamic Operating Supply Current	$V_{DD}=V_{DD}(max)$ , $I_{OUT}=0mA$ , $f = f_{max}$ CS1# = VIL, CS2 = VIH	Ir	nd.	-	18	mA		
			Αι	uto.	-	25		
				Co	om.	1	3	
ICC1	VDD Static Operating Supply Current	$V_{DD}=V_{DD}(max)$ , $I_{OUT} = 0mA$ , f=0 CS1# = V <sub>IL</sub> , CS2 = V <sub>IH</sub>	Ind.		-	3	mA	
			Auto.		-	4		
			25°C	5.4	10			
		$00 \le 0.2 \le 0.200$	Com.	45°C	5.6	11		
ISB2	CMOS Standby Current (CMOS Inputs)			70°C	7.0	13	μA	
	,	LB# and UB# $\geq$ V <sub>DD</sub> - 0.2V VIN $\leq$ 0.2V or VIN $\geq$ V <sub>DD</sub> - 0.2V	Ind.	85°C	7.6	16		
				125°C	12.6	32		

Note:

1. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at VDD = 3.0V



# AC CHARACTERISTICS <sup>(6)</sup> (OVER OPERATING RANGE)

## **READ CYCLE AC CHARACTERISTICS**

Parameter	Symbol	45ns		55ns		unit	notos
Farameter		Min	Max	Min	Max	um	notes
Read Cycle Time	tRC	45	-	55	-	ns	1,5
Address Access Time	tAA	-	45	-	55	ns	1
Output Hold Time	tOHA	8	-	8	-	ns	1
CS1#, CS2 Access Time	tACS1/tACS2	-	45	-	55	ns	1
OE# Access Time	tDOE	-	22	-	25	ns	1
OE# to High-Z Output	tHZOE	-	18	-	18	ns	2
OE# to Low-Z Output	tLZOE	5	-	5	-	ns	2
CS1#, CS2 to High-Z Output	tHZCS/tHZCS2	-	18	-	18	ns	2
CS1#, CS2 to Low-Z Output	tLZCS/tLZCS2	10	-	10	-	ns	2
UB#, LB# Access Time	tBA	-	45	-	55	ns	1,7
UB#, LB# to High-Z Output	tHZB	-	18	-	18	ns	2
UB#, LB# to Low-Z Output	tLZB	10	-	10	-	ns	2

## WRITE CYCLE AC CHARACTERISTICS

Devementer	Symbol	45ns		55ns		unit	notoo
Parameter		Min	Max	Min	Мах	unit	notes
Write Cycle Time	tWC	45	-	55	-	ns	1,3,5
CS1#, CS2 to Write End	tSCS1/tSCS2	35	-	40	-	ns	1,3
Address Setup Time to Write End	tAW	35	-	40	-	ns	1,3
Address Hold from Write End	tHA	0	-	0	-	ns	1,3
Address Setup Time	tSA	0	-	0	-	ns	1,3
UB#,LB# to Write End	tPWB	35	-	40	-	ns	1,3
WE# Pulse Width	tPWE	35	-	40	-	ns	1,3,4
Data Setup to Write End	tSD	28	-	28	-	ns	1,3
Data Hold from Write End	tHD	0	-	0	-	ns	1,3
WE# LOW to High-Z Output	tHZWE	-	18	-	18	ns	2,3
WE# HIGH to Low-Z Output	tLZWE	10	-	10	-	ns	2,3

Notes:

1. Tested with the load in Figure 1.

2. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. tHZOE, tHZCS, tHZB, and tHZWE transitions are measured when the output enters a high impedance state. Not 100% tested.

3. The internal write time is defined by the overlap of CS1# = LOW, CS2=HIGH, UB# or LB# = LOW, and WE# = LOW. All four conditions must be in valid states to initiate a Write, but any condition can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.


4. tPWE > tHZWE + tSD when OE# is LOW.

5. Address inputs must meet V<sub>IH</sub> and V<sub>IL</sub> SPEC during this period. Any glitch or unknown inputs are not permitted. Unknown input with standby mode is acceptable.

6. Data retention characteristics are defined later in DATA RETENTION CHARACTERISTICS.




# TIMING DIAGRAM



Note:

1. The device is continuously selected.

## READ CYCLE NO.2 <sup>(1)</sup> (OE# CONTROLLED)




Note:

1. Address is valid prior to or coincident with CS1# LOW or CS2 HIGH transition.




#### WRITE CYCLE NO.1 <sup>(1, 2)</sup> (CS1#, CS2 Controlled, OE# = HIGH or LOW)



Notes:

- 1. tHZWE is based on the assumption when tSA=0nS after READ operation. Actual DOUT for tHZWE may not appear if OE# goes high before Write Cycle. tHZOE is the time DOUT goes to High-Z after OE# goes high.
- 2. During this period, the I/Os are in output state. Do not apply input signals.


## WRITE CYCLE NO. 2 <sup>(1, 2)</sup> (WE# CONTROLLED: OE# IS HIGH DURING WRITE CYCLE)



Notes:

1. tHZOE is the time DOUT goes to High-Z after OE# goes high.

2. During this period, the I/Os are in output state. Do not apply input signals.



#### WRITE CYCLE NO. 3 <sup>(1)</sup> (WE# CONTROLLED: OE# IS LOW DURING WRITE CYCLE)


Notes:

3. If OE# is low during write cycle, tHZWE must be met in the application. Do not apply input signal during this period. Data output from the previous READ operation will drive IO BUS.

# IS62WV12816EALL IS62/65WV12816EBLL



## WRITE CYCLE NO. 4 <sup>(1, 2, 3)</sup> (UB# & LB# Controlled, OE# = LOW)



Notes:

- 1. If OE# is low during write cycle, tHZWE must be met in the application. Do not apply input signal during this period. Data output from the previous READ operation will drive IO BUS.
- 2. Due to the restriction of note1, OE# is recommended to be HIGH during write period.
- 3. WE# stays LOW in this example. If WE# toggles, tPWE and tHZWE must be considered.



## DATA RETENTION CHARACTERISTICS


Symbol	Parameter	Test Condition	OPTION	Min	Typ <sup>(2)</sup>	Max	Unit	
V <sub>DR</sub>	V <sub>DD</sub> for Data Retention	See Data Retention Waveform		1.5	-	-	V	
I <sub>DR</sub>		$V_{DD} = V_{DR}(min),$ CS1# $\geq V_{DD} - 0.2V,^{(1)} or$	Com.	-		13		
	Data Retention Current	$0V \le CS2 \le 0.2V$ , or	$Our rept$ $0V \le CS2 \le 0.2V$ , or Ind.	Ind.	-	5.4	16	uA
	$LB\# \text{ and } UB\# \ge V_{DD} - 0.2V,$ $VIN \le 0.2V \text{ or } VIN \ge V_{DD} - 0.2V$	Auto A3	-		32			
tsdr	Data Retention Setup Time	See Data Retention Waveform		0	-	-	ns	
<b>t</b> RDR	Recovery Time	See Data Retention Waveform		tRC	-	-	ns	

Notes:


1. If CS1# >VDD–0.2V, all other inputs including CS2 and UB# and LB# must meet this condition.

**2.** Typical values are measured at VDD=  $V_{DR}$  (min),  $T_A = 25^{\circ}C$ , and not 100% tested.

#### DATA RETENTION WAVEFORM (CS1# CONTROLLED)




#### DATA RETENTION WAVEFORM (CS2 CONTROLLED)





## DATA RETENTION WAVEFORM (UB# AND LB# CONTROLLED)



#### Note:

- 1. CS2 must satisfy either CS2  $\geq$  VDD -0.2V or CS2  $\leq$  0.2V
- 2. CS1# must satisfy either CS1#  $\geq$  VDD 0.2V or  $\$ CS1#  $\leq$  0.2V



# **ORDERING INFORMATION**

## IS62WV12816EALL (1.65V - 2.2V) Industrial Range: -40°C to +85°C

Speed (ns) Order Part No. Package		Package
55	IS62WV12816EALL-55TLI	TSOP (Type II), Lead-free
55	IS62WV12816EALL-55BI	mini BGA (6mm x 8mm)
55	IS62WV12816EALL-55B2I	mini BGA (6mm x 8mm), 2 CS Option
55	IS62WV12816EALL-55BLI	mini BGA (6mm x 8mm), Lead-free

## IS62WV12816EBLL (2.2V - 3.6V)

## Industrial Range: -40°C to +85°C

Speed (ns)	Order Part No.	Package
45	IS62WV12816EBLL-45TLI	TSOP (Type II), Lead-free
45	IS62WV12816EBLL-45BLI	mini BGA (6mm x 8mm), Lead-free
45	IS62WV12816EBLL-45B2LI	mini BGA (6mm x 8mm), 2 CS Option, Lead-free
55	IS62WV12816EBLL-55TLI	TSOP (Type II), Lead-free
55	IS62WV12816EBLL-55BI	mini BGA (6mm x 8mm)
55	IS62WV12816EBLL-55BLI	mini BGA (6mm x 8mm), Lead-free
55	IS62WV12816EBLL-55B2LI	mini BGA (6mm x 8mm), 2 CS Option, Lead-free

## IS65WV12816EBLL (2.2V - 3.6V)


# Automotive Range (A3): -40°C to +125°C

Speed (ns)	Order Part No.	Package
55	IS65WV12816EBLL-55CTLA3	TSOP (Type II), Lead-free, Copper Leadframe
55	IS65WV12816EBLL-55BLA3	mini BGA (6mm x 8mm), Lead-free

# IS62WV12816EALL IS62/65WV12816EBLL



# **PACKAGE INFORMATION**



# IS62WV12816EALL IS62/65WV12816EBLL

