

Microcontrollers



#### **Edition 2007-02**

Published by Infineon Technologies AG, 81726 München, Germany
© Infineon Technologies AG 2007.
All Rights Reserved.

#### Attention please!

The information herein is given to describe certain components and shall not be considered as a guarantee of characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

#### Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

#### Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

# XC866

8-Bit Single Chip Microcontroller

Microcontrollers



3-1

## XC866

14-6

Revision History:		V 1.3, 2007-02			
Previous Version:		V1.0, 2005-10 V1.1, 2005-12 V1.2, 2006-06			
Page	Subjects (major changes since last revision)				
1-2	Device te	Device temperature range is updated, see Table 1-1.			
1-2	Device va	Device variants are updated, see Table 1-3.			
1-13	The hint f	The hint for using MBC pin is added.			
7-12	When the external oscillator is used, the on-chip oscillator can be powered down.				
10-13	Table 10-3 is updated for the generation of 115.2 KHz baud rate.				

#### We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: mcdocu.comments@infineon.com

NMI mode priority is over debug mode, see Section 14.2.1.4.



Table of	Contents Introduction	Page 1-1
1.1	Feature Summary	
1.2	Pin Configuration	
1.3	Pin Definitions and Functions	
1.4	Textual Convention	
1.5	Reserved, Undefined and Unimplemented Terminology	
1.6	Acronyms	
1.0	Acionymis	. 1-10
2	Processor Architecture	2-1
2.1	Functional Description	2-2
2.2	CPU Register Description	2-4
2.2.1	Stack Pointer (SP)	2-4
2.2.2	Data Pointer (DPTR)	2-4
2.2.3	Accumulator (ACC)	2-4
2.2.4	B Register	2-4
2.2.5	Program Status Word	. 2-5
2.2.6	Extended Operation Register (EO)	2-6
2.2.7	Power Control Register (PCON)	
2.3	Instruction Timing	
3	Memory Organization	3-1
3.1	Program Memory	
3.2	Data Memory	
3.2.1	Internal Data Memory	
3.2.2	External Data Memory	
3.3	Memory Protection Strategy	
3.3.1	Memory Protection	
3.3.2	Flash Protection Enable	
3.4	Special Function Registers	
3.4.1	Address Extension by Mapping	
3.4.2	Address Extension by Paging	
3.4.3	Bit-Addressing	
3.4.4	System Control Registers	
3.4.4.1	Bit Protection Scheme	
3.4.5	XC866 Register Overview	
3.4.5.1	CPU Registers	
3.4.5.2	System Control Registers	
3.4.5.3	WDT Registers	
3.4.5.4	Port Registers	
3.4.5.5	ADC Registers	
3.4.5.6	Timer 2 Registers	
3.4.5.7	CCU6 Registers	
3.4.5.8	SSC Registers	
J.T.U.U		



Table of	Contents	Page
3.4.5.9	OCDS Registers	3-31
3.5	Boot ROM Operating Mode	3-32
3.5.1	User Mode	3-32
3.5.2	BootStrap Loader Mode	3-32
3.5.3	OCDS Mode	
3.5.4	User JTAG Mode	3-32
4	Flash Memory	
4.1	Flash Memory Map	
4.2	Flash Bank Sectorization	
4.3	Wordline Address	
4.4	Operating Modes	
4.5	Error Detection and Correction	
4.6	In-System Programming	
4.7	In-Application Programming	
4.7.1	Flash Programming	
4.7.2	Flash Erasing	
4.7.3	Aborting Flash Erase	
4.7.4	Flash Bank Read Status	4-18
5	Interrupt System	
5.1	Interrupt Structure	
5.1.1	Interrupt Structure 1	
5.1.2	Interrupt Structure 2	
5.2	Interrupt Source and Vector	
5.3	Interrupt Register Description	
5.3.1	Interrupt Node Enable Registers	
5.3.2 5.3.3	External Interrupt Control Registers	
5.3.4	Interrupt Flag Registers	
5.3.5	Interrupt Flag Overview	
5.4	Interrupt Handling	
5.5	Interrupt Response Time	
6	Parallel Ports	
6.1	General Port Operation	
6.1.1	General Register Description	
6.1.1.1	Data Register	
6.1.1.2	Direction Register	
6.1.1.3	Open Drain Control Register	
6.1.1.4	Pull-Up/Pull-Down Device Register	
6.1.1.5	Alternate Input Functions	
6.1.1.6	Alternate Output Functions	o-11



	Contents	Page
6.2	Register Map	6-12
6.3	Port 0	
6.3.1	Functions	
6.3.2	Register Description	
6.4	Port 1	
6.4.1	Functions	
6.4.2	Register Description	6-23
6.5	Port 2	
6.5.1	Functions	6-26
6.5.2	Register Description	6-29
6.6	Port 3	
6.6.1	Functions	6-31
6.6.2	Register Description	6-34
7	Power Supply, Reset and Clock Management	. 7-1
7.1	Power Supply System with Embedded Voltage Regulator	
7.2	Reset Control	
7.2.1	Types of Resets	_
7.2.1.1	Power-On Reset	
7.2.1.2	Hardware Reset	_
7.2.1.3	Watchdog Timer Reset	
7.2.1.4	Power-Down Wake-Up Reset	_
7.2.1.5	Brownout Reset	
7.2.2	Module Reset Behavior	
7.2.3	Booting Scheme	
7.2.4	Register Description	
7.3	Clock System	_
7.3.1	Clock Generation Unit	
7.3.1.1	Functional Description	
7.3.2	Clock Source Control	
7.3.3	Clock Management	
7.3.4	Register Description	
8	Power Saving Modes	. 8-1
<b>6</b> 8.1	Functional Description	
8.1.1	·	
_	Idle Mode	
8.1.2 8.1.3	Slow-Down Mode	
-	Power-down Mode	
8.1.4	Peripheral Clock Management	
8.2	Register Description	. 8-6
9	Watchdog Timer	
9.1	Functional Description	
9.2	Register Map	. 9-5



Table of	Contents	Page
9.3	Register Description	9-5
10	Serial Interfaces	. 10-1
10.1	UART	
10.1.1	UART Modes	
10.1.1.1	Mode 0, 8-Bit Shift Register, Fixed Baud Rate	. 10-2
10.1.1.2	Mode 1, 8-Bit UART, Variable Baud Rate	
10.1.1.3	Mode 2, 9-Bit UART, Fixed Baud Rate	. 10-5
10.1.1.4	Mode 3, 9-Bit UART, Variable Baud Rate	. 10-5
10.1.2	Multiprocessor Communication	. 10-7
10.1.3	Register Description	. 10-7
10.1.4	Baud Rate Generation	10-10
10.1.4.1	Fixed Clock	10-10
10.1.4.2	Dedicated Baud-rate Generator	10-11
10.1.4.3	Timer 1	10-21
10.1.5	Interfaces of UART	10-22
10.2	LIN	10-23
10.2.1	LIN Protocol	10-23
10.2.2	LIN Header Transmission	10-25
10.2.2.1	Automatic Synchronization to the Host	10-25
10.2.2.2	Baud Rate Detection of LIN	10-25
10.3	High-Speed Synchronous Serial Interface	10-28
10.3.1	General Operation	10-29
10.3.1.1	Operating Mode Selection	10-29
10.3.1.2	Full-Duplex Operation	10-30
10.3.1.3	Half-Duplex Operation	10-33
10.3.1.4	Continuous Transfers	10-34
10.3.1.5	Port Control	10-34
10.3.1.6	Baud Rate Generation	10-35
10.3.1.7	Error Detection Mechanisms	10-36
10.3.2	Interrupts	10-39
10.3.3	Low Power Mode	10-39
10.3.4	Register Mapping	10-41
10.3.5	Register Description	10-42
10.3.5.1	Port Input Select Register	10-42
10.3.5.2	Configuration Register	10-43
10.3.5.3	Baud Rate Timer Reload Register	10-47
10.3.5.4	Transmit and Receive Buffer Register	10-48
11	Timers	
11.1	Timer 0 and Timer 1	. 11-1
11.1.1	Basic Timer Operations	
11 1 2	Timer Modes	11-2



	Contents	Page
11.1.2.1	Mode 0	
11.1.2.2	Mode 1	
11.1.2.3	Mode 2	
11.1.2.4	Mode 3	
11.1.3	Register Map	
11.1.4	Register Description	
11.2	Timer 2	11-13
11.2.1	Auto-Reload Mode	11-13
11.2.1.1	Up/Down Count Disabled	11-13
11.2.1.2	Up/Down Count Enabled	11-14
11.2.2	Capture Mode	11-16
11.2.3	External Interrupt Function	11-18
11.2.4	Low Power Mode	11-18
11.2.5	Register Map	11-19
11.2.6	Register Description	11-19
12	Capture/Compare Unit 6	12-1
12.1	Functional Description	
12.1.1	Timer T12	
12.1.1.1	Timer Configuration	
12.1.1.2	Counting Rules	
12.1.1.3	Switching Rules	
12.1.1.4	Compare Mode of T12	
12.1.1.5	Duty Cycle of 0% and 100%	
12.1.1.6	Dead-time Generation	
12.1.1.7	Capture Mode	
12.1.1.8	Single-Shot Mode	12-10
12.1.1.9	Hysteresis-Like Control Mode	12-10
12.1.2	Timer T13	12-12
12.1.2.1	Timer Configuration	12-12
12.1.2.2	Compare Mode	12-13
12.1.2.3	Single-Shot Mode	12-13
12.1.2.4	Synchronization of T13 to T12	12-14
12.1.3	Modulation Control	12-14
12.1.4	Trap Handling	12-17
12.1.5	Multi-Channel Mode	12-18
12.1.6	Hall Sensor Mode	12-20
12.1.6.1	Sampling of the Hall Pattern	12-20
12.1.6.2	Brushless-DC Control	12-21
12.1.7	Interrupt Generation	12-24
12.1.8	Low Power Mode	12-24
12.1.9	Port Connection	12-25
12.2	Register Map	12-28



Table of	Contents	Page
12.3	Register Description	12-31
12.3.1	System Registers	12-33
12.3.1.1	Port Input Selection	12-33
12.3.2	Timer T12 – Related Registers	12-37
12.3.3	Timer T13 – Related Registers	12-43
12.3.4	Capture/Compare Control Registers	12-47
12.3.5	Modulation Control Registers	12-59
12.3.5.1	Global Module Control	12-59
12.3.5.2	Multi-Channel Control	12-67
12.3.6	Interrupt Control Registers	12-79
13	Analog-to-Digital Converter	
13.1	Structure Overview	. 13-2
13.2	Clocking Scheme	. 13-3
13.2.1	Conversion Timing	. 13-4
13.3	Low Power Mode	. 13-7
13.4	Functional Description	. 13-8
13.4.1	Request Source Arbiter	. 13-9
13.4.2	Conversion Start Modes	13-10
13.4.3	Channel Control	13-10
13.4.4	Sequential Request Source	13-11
13.4.4.1	Overview	13-11
13.4.4.2	Request Source Control	13-12
13.4.5	Parallel Request Source	13-13
13.4.5.1	Overview	13-13
13.4.5.2	Request Source Control	13-13
13.4.5.3	External Trigger	13-14
13.4.5.4	Software Control	13-14
13.4.5.5	Autoscan	13-15
13.4.6	Wait-for-Read Mode	13-15
13.4.7	Result Generation	13-16
13.4.7.1	Overview	13-16
13.4.7.2	Limit Checking	13-17
13.4.7.3	Data Reduction Filter	13-18
13.4.7.4	Result Register View	13-19
13.4.8	Interrupts	13-21
13.4.8.1	Event Interrupts	13-22
13.4.8.2	Channel Interrupts	13-23
13.4.9	External Trigger Inputs	13-25
13.5	ADC Module Initialization Sequence	13-26
13.6	Register Map	13-28
13.7	Register Description	13-31
13.7.1	General Function Registers	13-31



	Contents	Page
13.7.2	Priority and Arbitration Register	13-33
13.7.3	External Trigger Control Register	13-35
13.7.4	Channel Control Registers	13-36
13.7.5	Input Class Register	13-37
13.7.6	Sequential Source Registers	13-38
13.7.7	Parallel Source Registers	13-44
13.7.8	Result Registers	13-48
13.7.9	Interrupt Registers	13-52
14	On-Chip Debug Support	
14.1	Functional Description	14-2
14.2	Debugging	
14.2.1	Debug Events	14-3
14.2.1.1	Hardware Breakpoints	14-4
14.2.1.2	Software Breakpoints	
14.2.1.3	External Breaks	14-6
14.2.1.4	NMI-mode priority over Debug-mode	14-6
14.2.2	Debug Actions	14-6
14.2.2.1	Call the Monitor Program	14-6
14.2.2.2	Activate the MBC pin	14-7
14.3	Register Description	
14.3.1	JTAG ID Register	14-9
14.3.2	Input Select Register	14-10
15	Bootstrap Loader	15-1
15.1	Communication Protocol	15-2
15.1.1	UART Transfer Block Structure	15-2
15.1.2	LIN Transfer Block Structure	15-3
15.1.3	Response Code to the Host	15-4
15.2	Bootstrap Loader via UART	15-5
15.2.1	Communication Structure	15-5
15.2.2	The Selection of Modes	15-6
15.2.2.1	The Activation of Modes 0 and 2	15-7
15.2.2.2	The Activation of Modes 1, 3 and F	15-8
15.2.2.3	The Activation of Mode 4	15-9
15.2.2.4	The Activation of Mode 6	15-10
15.3	Bootstrap Loader via LIN	15-12
15.3.1	Communication Structure	15-13
15.3.2	The Selection of Modes	15-16
15.3.2.1	The Activation of Modes 0, 2 and 8	15-16
15.3.2.2	The Activation of Modes 1, 3 and 9	15-18
15.3.2.3	The Activation of Mode 4	15-19
15.3.2.4	The Activation of Mode 6	15-19



Table o	Table of Contents			
15.3.3	LIN Response Protocol to the Host	15-19		
15.3.4	Fast LIN BSL	15-20		
15.3.5	After-Reset Conditions	15-21		
15.3.6	User Defined Parameters for LIN BSL	15-23		
16	Index	16-1		
16.1	Keyword Index	16-1		
16.2	Register Index	16-6		



## 1 Introduction

The XC866 is a member of the high-performance XC800 family of 8-bit microcontrollers. It is based on the XC800 Core that is compatible with the industry standard 8051 processor. The XC866 features a great number of enhancements to enable new application technologies through its highly integrated on-chip components, such as on-chip oscillator or an integrated voltage regulator, allowing a single voltage supply of 3.3 or 5.0 V. In addition, the XC866 is equipped with either embedded Flash memory to offer high flexibility in development and ramp-up, or compatible ROM versions to provide cost-saving potential in high-volume production. The XC866 memory protection strategy features read-out protection of user intellectual property (IP), along with Flash program and erase protection to prevent data corruption.

The multi-bank Flash architecture supports In-Application Programming (IAP), allowing user program to run from one bank, while programming or erasing another bank. In-System Programming (ISP) is available through the Boot ROM-based BootStrap Loader (BSL), enabling convenient programming and erasing of the embedded Flash via an external host (e.g., personal computer).

Other key features of the XC866 include a Capture/Compare Unit 6 (CCU6) for the generation of pulse width modulated signal with special modes for motor control, and a 10-bit Analog-to-Digital Converter (ADC) with extended functionalities like autoscan and result accumulation for anti-aliasing filtering or for averaging. Local Interconnect Network (LIN) applications are also supported through extended UART features and the provision of LIN low level drivers for most devices. For low power applications, various power saving modes are available for selection by the user. Control of the numerous on-chip peripheral functionalities is achieved by extending the Special Function Register (SFR) address range with an intelligent paging mechanism optimized for interrupt handling.

Figure 1-1 shows the functional units of the XC866.




Figure 1-1 XC866 Functional Units



The XC866 product family features devices with different configurations and program memory sizes, temperature and quality profiles (Automotive or Industrial), offering cost-effective solution for different application requirements.

The configuration of temperature range  $(T_A)$  for XC866 devices are summarized in Table 1-1 and the configuration of LIN BSL for XC866 devices are summarized in Table 1-2.

**Table 1-1** Device Configuration for Temperature Range

Device Name	Temperature Range T <sub>A</sub>
SAF	-40 to 85 °C
SAK	-40 to 125 °C
SAA	-40 to 140 °C

Table 1-2 Device Configuration for LIN BSL

Device Name	LIN BSL Support		
XC866	No		
XC866L	Yes		

The list of XC866 devices and their differences are summarized in Table 1-3.

Table 1-3 Device Summary

Device Type	Device Name	Power Supply (V)	P-Flash Size (Kbytes)	D-Flash Size (Kbytes)	ROM Size (Kbytes)	Quality Profile <sup>1)</sup>
Flash <sup>2)</sup>	SAA-XC866*-4FRA	5.0	12	4	_	Automotive
	SAA-XC866*-2FRA	5.0	4	4	_	Automotive
	SAA-XC866*-1FRA	5.0/3.3	_	4	_	Automotive
	SAK-XC866*-4FRA	5.0	12	4	_	Automotive
	SAK-XC866*-4FRI	5.0	12	4	_	Industrial
	SAK-XC866*-2FRA	5.0	4	4	_	Automotive
	SAK-XC866*-2FRI	5.0	4	4	_	Industrial
	SAK-XC866*-1FRA	5.0/3.3	_	4	_	Automotive
	SAK-XC866*-1FRI	5.0/3.3	_	4	_	Industrial
	SAF-XC866*-4FRA	5.0	12	4	_	Automotive
	SAF-XC866*-4FRI	5.0	12	4	_	Industrial
	SAF-XC866*-2FRA	5.0	4	4	_	Automotive



Table 1-3 Device Summary

Device Type	Device Name	Power Supply (V)	P-Flash Size (Kbytes)	D-Flash Size (Kbytes)	ROM Size (Kbytes)	Quality Profile <sup>1)</sup>
	SAF-XC866*-2FRI	5.0	4	4	_	Industrial
	SAF-XC866*-1FRA	5.0/3.3	_	4	_	Automotive
	SAF-XC866*-1FRI	5.0/3.3	_	4	_	Industrial
	SAA-XC866*-4FRA 3V	3.3	12	4	_	Automotive
	SAA-XC866*-2FRA 3V	3.3	4	4	_	Automotive
	SAK-XC866*-4FRA 3V	3.3	12	4	_	Automotive
	SAK-XC866*-4FRI 3V	3.3	12	4	_	Industrial
	SAK-XC866*-2FRA 3V	3.3	4	4	_	Automotive
	SAK-XC866*-2FRI 3V	3.3	4	4	_	Industrial
	SAF-XC866*-4FRA 3V	3.3	12	4	_	Automotive
	SAF-XC866*-4FRI 3V	3.3	12	4	_	Industrial
	SAF-XC866*-2FRA 3V	3.3	4	4	_	Automotive
	SAF-XC866*-2FRI 3V	3.3	4	4	_	Industrial
ROM	SAA-XC866*-4RRA	5.0/3.3	_	4	16	Automotive
	SAA-XC866*-2RRA	5.0/3.3	_	4	8	Automotive
	SAK-XC866*-4RRA	5.0/3.3	_	4	16	Automotive
	SAK-XC866*-4RRI	5.0/3.3	_	4	16	Industrial
	SAK-XC866*-2RRA	5.0/3.3	_	4	8	Automotive
	SAK-XC866*-2RRI	5.0/3.3	_	4	8	Industrial
	SAF-XC866*-4RRA	5.0/3.3	_	4	16	Automotive
	SAF-XC866*-4RRI	5.0/3.3	_	4	16	Industrial
	SAF-XC866*-2RRA	5.0/3.3	_	4	8	Automotive
	SAF-XC866*-2RRI	5.0/3.3	_	4	8	Industrial

<sup>1)</sup> Industrial is not for Automotive usage

Note: The asterisk (\*) above denotes the device configuration letters from Table 1-2.

For XC866-4RR ROM device, different configurations of memory can be used which must meet the following conditions:

• ROM size is (12 + X) KBytes and D-Flash size is (4 - X) KBytes.

<sup>&</sup>lt;sup>2)</sup> The flash memory (P-Flash and D-Flash) can be used for code or data.



- X is aligned based on D-Flash sectors arrangement.
- ROM size must be linearly overmapping D-Flash range bottom up.

The memory configurations of XC866-4RR ROM device are summarized in Table 1-4.

Table 1-4 Memory Configurations of XC866-4RR ROM device

Configuration Type	ROM Size	D-Flash Size
1	16 Kbytes	0 Kbyte
2	15.875 Kbytes	0.125 Kbytes
3	15.75 Kbytes	0.25 Kbytes
4	15.625 Kbytes	0.375 Kbytes
5	15.5 Kbytes	0.5 Kbytes
6	15.25 Kbytes	0.75 Kbytes
7	15 Kbytes	1 Kbytes
8	14.5 Kbytes	1.5 Kbytes
9	14 Kbytes	2 Kbytes
10	13 Kbytes	3 Kbytes
11	12 Kbytes	4 Kbytes

The term "XC866" in this document refers to all devices of the XC866 family unless otherwise stated.



## 1.1 Feature Summary

The following list summarizes the main features of the XC866:

- · High-performance XC800 Core
  - compatible with standard 8051 processor
  - two clocks per machine cycle architecture (for memory access without wait state)
  - two data pointers
- On-chip memory
  - 8 Kbytes of Boot ROM
  - 256 bytes of RAM
  - 512 bytes of XRAM
  - 4/8/16 Kbytes of Flash; or8/16 Kbytes of ROM, with additional 4 Kbytes of Flash
    - (includes memory protection strategy)
- I/O port supply at 3.3 or 5.0 V and core logic supply at 2.5 V (generated by embedded voltage regulator)
- · Reset generation
  - Power-On reset
  - Hardware reset
  - Brownout reset for core logic supply
  - Watchdog timer reset
  - Power-Down Wake-up reset
- On-chip OSC and PLL for clock generation
  - PLL loss-of-lock detection
- Power saving modes
  - slow-down mode
  - idle mode
  - power-down mode with wake-up capability via RXD or EXINT0
  - clock gating control to each peripheral
- Programmable 16-bit Watchdog Timer (WDT)
- Four ports
  - 19 pins as digital I/O
  - 8 pins as digital/analog input
- 8-channel, 10-bit ADC
- Three 16-bit timers
  - Timer 0 and Timer 1 (T0 and T1)
  - Timer 2
- Capture/compare unit for PWM signal generation (CCU6)
- Full-duplex serial interface (UART)
- Synchronous serial channel (SSC)
- On-chip debug support
  - 1 Kbyte of monitor ROM (part of the 8-Kbyte Boot ROM)
  - 64 bytes of monitor RAM



- PG-TSSOP-38 pin package
- Temperature range T<sub>A</sub>:
  - SAF (-40 to 85 °C)
  - SAK (-40 to 125 °C)
  - SAA (-40 to 140 °C)

The block diagram of the XC866 is shown in Figure 1-2.




Figure 1-2 XC866 Block Diagram



# 1.2 Pin Configuration

The pin configuration of the XC866, based on the PG-TSSOP-38 package, is shown in **Figure 1-3**.




Figure 1-3 XC866 Pin Configuration, PG-TSSOP-38 Package (top view)



#### 1.3 Pin Definitions and Functions

After reset, all pins are configured as input with one of the following:

- Pull-up device enabled only (PU)
- Pull-down device enabled only (PD)
- High impedance with both pull-up and pull-down devices disabled (Hi-Z)

The functions and default states of the XC866 external pins are provided in Table 1-5.

Table 1-5 Pin Definitions and Functions

Symbol	Pin Number	Туре	Reset State	Function		
P0		I/O		Port 0 Port 0 is a 6-bit bidirectional general purpose I/O port. It can be used as alternate functions for the JTAG, CCU6, UART, and the SSC.		
P0.0	12		Hi-Z	TCK_0 T12HR_1	JTAG Clock Input CCU6 Timer 12 Hardware Run Input	
				CC61_1	Input/Output of Capture/Compare channel 1	
				CLKOUT RXDO_1	Clock Output UART Transmit Data Output	
P0.1	14		Hi-Z	TDI_0 T13HR_1	JTAG Serial Data Input CCU6 Timer 13 Hardware Run Input	
				RXD_1 COUT61_1	UART Receive Data Input	
				EXF2_1	Timer 2 External Flag Output	
P0.2	13		PU	CTRAP_2 TDO_0 TXD_1	CCU6 Trap Input JTAG Serial Data Output UART Transmit Data Output/ Clock Output	
P0.3	2		Hi-Z	SCK_1 COUT63_1	SSC Clock Input/Output Output of Capture/Compare channel 3	
P0.4	3		Hi-Z	MTSR_1	SSC Master Transmit Output/ Slave Receive Input	
				CC62_1	Input/Output of Capture/Compare channel 2	



**Table 1-5 Pin Definitions and Functions** (cont'd)

Symbol	Pin Number	Туре	Reset State	Function	
P0.5	4		Hi-Z	MRST_1 EXINT0_0 COUT62_1	SSC Master Receive Input/ Slave Transmit Output External Interrupt Input 0 Output of Capture/Compare channel 2



**Table 1-5 Pin Definitions and Functions** (cont'd)

Symbol	Pin Number	Туре	Reset State	Function		
P1		I/O		Port 1 Port 1 is a 5-bit bidirectional general purpose I/O port. It can be used as alternate functions for the JTAG, CCU6, UART, and the SSC.		
P1.0	27		PU	RXD_0 T2EX	UART Receive Data Input Timer 2 External Trigger Input	
P1.1	28		PU	EXINT3 TDO_1 TXD_0	External Interrupt Input 3 JTAG Serial Data Output UART Transmit Data Output/ Clock Output	
P1.5	29		PU	CCPOS0_1 EXINT5 EXF2_0 RXDO_0	CCU6 Hall Input 0 External Interrupt Input 5 Timer 2 External Flag Output UART Transmit Data Output	
P1.6	9		PU	CCPOS1_1 T12HR_0 EXINT6	CCU6 Hall Input 1 CCU6 Timer 12 Hardware Run Input External Interrupt Input 6	
P1.7	10		PU	CCPOS2_1 T13HR_0	CCU6 Hall Input 2 CCU6 Timer 13 Hardware Run Input	
				P1.5 and P1.6 can be used as a software chip select output for the SSC.		



**Table 1-5 Pin Definitions and Functions** (cont'd)

Symbol	Pin Number	Туре	Reset State	Function		
P2		I		Port 2 Port 2 is an 8-bit general purpose input-only port. It can be used as alternate functions for the digital inputs of the JTAG and CCU6. It is also used as the analog inputs for the ADC.		
P2.0	15		Hi-Z	CCPOS0_0 EXINT1 T12HR_2 TCK_1 CC61_3 AN0	CCU6 Hall Input 0 External Interrupt Input 1 CCU6 Timer 12 Hardware Run Input JTAG Clock Input Input of Capture/Compare channel 1 Analog Input 0	
P2.1	16		Hi-Z	CCPOS1_0 EXINT2 T13HR_2	•	
				TDI_1 CC62_3 AN1	JTAG Serial Data Input Input of Capture/Compare channel 2 Analog Input 1	
P2.2	17		Hi-Z	CCPOS2_0 CTRAP_1 CC60_3 AN2	CCU6 Hall Input 2 CCU6 Trap Input Input of Capture/Compare channel 0 Analog Input 2	
P2.3	20		Hi-Z	AN3	Analog Input 3	
P2.4	21		Hi-Z	AN4	Analog Input 4	
P2.5	22		Hi-Z	AN5	Analog Input 5	
P2.6	23		Hi-Z	AN6	Analog Input 6	
P2.7	26		Hi-Z	AN7	Analog Input 7	



**Table 1-5 Pin Definitions and Functions** (cont'd)

Symbol	Pin Number	Туре	Reset State	Function		
P3		I/O			directional general purpose I/O port. It as alternate functions for the CCU6.	
P3.0	32		Hi-Z	CCPOS1_2 CC60_0	CCU6 Hall Input 1 Input/Output of Capture/Compare channel 0	
P3.1	33		Hi-Z	CCPOS0_2 CC61_2	CCU6 Hall Input 0 Input/Output of Capture/Compare channel 1	
				COUT60_0	Output of Capture/Compare channel 0	
P3.2	34		Hi-Z	CCPOS2_2 CC61_0	CCU6 Hall Input 2 Input/Output of Capture/Compare channel 1	
P3.3	35		Hi-Z	COUT61_0	Output of Capture/Compare channel 1	
P3.4	36		Hi-Z	CC62_0	Input/Output of Capture/Compare channel 2	
P3.5	37		Hi-Z	COUT62_0	Output of Capture/Compare channel 2	
P3.6	30		PD	CTRAP_0	CCU6 Trap Input	
P3.7	31		Hi-Z	EXINT4 COUT63_0	External Interrupt Input 4 Output of Capture/Compare channel 3	



**Table 1-5 Pin Definitions and Functions** (cont'd)

Symbol	Pin Number	Туре	Reset State	Function
$V_{DDP}$	18	_	_	I/O Port Supply (3.3 V/5.0 V)
V <sub>SSP</sub>	19	_	_	I/O Port Ground
V <sub>DDC</sub>	8	_	_	Core Supply Monitor (2.5 V)
V <sub>SSC</sub>	7	_	_	Core Supply Ground
V <sub>AREF</sub>	25	_	_	ADC Reference Voltage
V <sub>AGND</sub>	24	_	_	ADC Reference Ground
XTAL1	6	I	Hi-Z	External Oscillator Input (backup for on-chip OSC, normally NC)
XTAL2	5	0	Hi-Z	External Oscillator Output (backup for on-chip OSC, normally NC)
TMS	11	I	PD	Test Mode Select
RESET	38	I	PU	Reset Input
MBC <sup>1)</sup>	1	I	PU	Monitor & BootStrap Loader Control

An external pull-up device in the range of 4.7 k $\Omega$  to 100 k $\Omega$  is required to enter user mode. Alternatively MBC could be tied to high if alternate functions (for debugging) of the pin are not utilized.



#### 1.4 Textual Convention

This document uses the following textual conventions for named components of the XC866:

- Functional units of the XC866 are shown in upper case. For example: "The SSC can be used to communicate with shift registers."
- Pins using negative logic are indicated by an overbar. For example: "A reset input pin RESET is provided for the hardware reset."
- Bit fields and bits in registers are generally referenced as "Register name.Bit field" or "Register name.Bit". Most of the register names contain a module name prefix, separated by an underscore character "\_" from the actual register name. In the example of "SSC\_CON", "SSC" is the module name prefix, and "CON" is the actual register name).
- Variables that are used to represent sets of processing units or registers appear in mixed-case type. For example, the register name "CC6xR" refers to multiple "CC6xR" registers with the variable x (x = 0, 1, 2). The bounds of the variables are always specified where the register expression is first used (e.g., "x = 0 2"), and is repeated as needed.
- The default radix is decimal. Hexadecimal constants have a suffix with the subscript letter "H" (e.g., C0<sub>H</sub>). Binary constants have a suffix with the subscript letter "B" (e.g., 11<sub>B</sub>).
- When the extents of register fields, groups of signals, or groups of pins are collectively named in the body of the document, they are represented as "NAME[A:B]", which defines a range, from B to A, for the named group. Individual bits, signals, or pins are represented as "NAME[C]", with the range of the variable C provided in the text (e.g., CFG[2:0] and TOS[0]).
- Units are abbreviated as follows:

MHz = Megahertzus = Microseconds

kBaud, kbit = 1000 characters/bits per second
 MBaud, Mbit = 1,000,000 characters/bits per second

Kbyte = 1024 bytes of memoryMbyte = 1,048,576 bytes of memory

In general, the k prefix scales a unit by 1000 whereas the K prefix scales a unit by 1024. Hence, the Kbyte unit scales the expression preceding it by 1024. The kBaud unit scales the expression preceding it by 1000. The M prefix scales by 1,000,000 or 1,048,576, and  $\mu$  scales by 0.000001. For example, 1 Kbyte is 1024 bytes, 1 Mbyte is 1024  $\times$  1024 bytes, 1 kBaud/kbit are 1000 characters/bits per second, 1 MBaud/Mbit are 1,000,000 characters/bits per second, and 1 MHz is 1,000,000 Hz.

- Data format quantities are defined as follows:
  - byte = 8-bit quantity



# 1.5 Reserved, Undefined and Unimplemented Terminology

In tables where register bit fields are defined, the following conventions are used to indicate undefined and unimplemented function. Further, types of bits and bit fields are defined using the abbreviations shown in **Table 1-6**.

Table 1-6 Bit Function Terminology

Function of Bits	Description
Unimplemented	Register bit fields named "0" indicate unimplemented functions with the following behavior.  - Reading these bit fields returns 0.  - Writing to these bit fields has no effect.  These bit fields are reserved. When writing, software should always set such bit fields to 0 in order to preserve compatibility with future products. Setting the bit fields to 1 may lead to unpredictable results.
Undefined	Certain bit combinations in a bit field can be labeled "Reserved", indicating that the behavior of the XC866 is undefined for that combination of bits. Setting the register to undefined bit combinations may lead to unpredictable results. Such bit combinations are reserved. When writing, software must always set such bit fields to legal values as provided in the bit field description tables.
rw	The bit or bit field can be read and written.
r	The bit or bit field can only be read (read-only).
w	The bit or bit field can only be written (write-only). Reading always return 0.
h	The bit or bit field can also be modified by hardware (such as a status bit). This attribute can be combined with 'rw' or 'r' bits to 'rwh' and 'rh' bits, respectively.



# 1.6 Acronyms

Table 1-7 lists the acronyms used in this document.

# Table 1-7 Acronyms

14510 1 7	7.0. onymo
ADC	Analog-to-Digital Converter
ALU	Arithmetic/Logic Unit
BSL	BootStrap Loader
CCU6	Capture/Compare Unit 6
CGU	Clock Generation Unit
CPU	Central Processing Unit
ECC	Error Correction Code
EVR	Embedded Voltage Regulator
GPIO	General Purpose I/O
IAP	In-Application Programming
I/O	Input/Output
ISP	In-System Programming
JTAG	Joint Test Action Group
LIN	Local Interconnect Network
NMI	Non-Maskable Interrupt
OCDS	On-Chip Debug Support
PC	Program Counter
POR	Power-On Reset
PLL	Phase-Locked Loop
PSW	Program Status Word
PWM	Pulse Width Modulation
RAM	Random Access Memory
ROM	Read-Only Memory
SFR	Special Function Register
SPI	Serial Peripheral Interface
SSC	Synchronous Serial Channel
UART	Universal Asynchronous Receiver/Transmitter
WDT	Watchdog Timer



## 2 Processor Architecture

The XC866 is based on a high-performance 8-bit Central Processing Unit (CPU) that is compatible with the standard 8051 processor. While the standard 8051 processor is designed around a 12-clock machine cycle, the XC866 CPU uses a 2-clock machine cycle. This allows fast access to ROM or RAM memories without wait state. Access to the Flash memory, however, requires one wait state (one machine cycle). See Section 2.3. The instruction set consists of 45% one-byte, 41% two-byte and 14% three-byte instructions.

The XC866 CPU provides a range of debugging features, including basic stop/start, single-step execution, breakpoint support and read/write access to the data memory, program memory and Special Function Registers (SFRs).

#### Features:

- Two clocks per machine cycle architecture (for memory access without wait state)
- Wait state support for Flash memory
- Program memory download option
- 15-source, 4-level interrupt controller
- Two data pointers
- · Power saving modes
- Dedicated debug mode and debug signals
- Two 16-bit timers (Timer 0 and Timer 1)
- Full-duplex serial port (UART)



## 2.1 Functional Description

**Figure 2-1** shows the CPU functional blocks. The CPU consists of the instruction decoder, the arithmetic section, and the program control section. Each program instruction is decoded by the instruction decoder. This instruction decoder generates internal signals that control the functions of the individual units within the CPU. The internal signals have an effect on the source and destination of data transfers and control the arithmetic/logic unit (ALU) processing.




Figure 2-1 CPU Block Diagram



The arithmetic section of the processor performs extensive data manipulation and consists of the ALU, ACC register, B register, and PSW register.

The ALU accepts 8-bit data words from one or two sources, and generates an 8-bit result under the control of the instruction decoder. The ALU performs both arithmetic and logic operations. Arithmetic operations include add, subtract, multiply, divide, increment, decrement, BCD-decimal-add-adjust, and compare. Logic operations include AND, OR, Exclusive OR, complement, and rotate (right, left, or swap nibble (left four)). Also included is a Boolean processor performing the bit operations such as set, clear, complement, jump-if-set, jump-if-not-set, jump-if-set-and-clear, and move to/from carry. The ALU can perform the bit operations of logical AND or logical OR between any addressable bit (or its complement) and the carry flag, and place the new result in the carry flag.

The program control section controls the sequence in which the instructions stored in program memory are executed. The 16-bit Program Counter (PC) holds the address of the next instruction to be executed. The conditional branch logic enables internal and external events to the processor to cause a change in the program execution sequence.



## 2.2 CPU Register Description

The CPU registers occupy direct Internal Data Memory space locations in the range 80<sub>H</sub> to FF<sub>H</sub>.

## 2.2.1 Stack Pointer (SP)

The SP register contains the Stack Pointer (SP). The SP is used to load the Program Counter (PC) into Internal Data Memory during LCALL and ACALL instructions, and to retrieve the PC from memory during RET and RETI instructions. Data may also be saved on or retrieved from the stack using PUSH and POP instructions, respectively. Instructions that use the stack automatically pre-increment or post-decrement the stack pointer so that the stack pointer always points to the last byte written to the stack, i.e., the top of the stack. On reset, the SP is reset to  $07_{\rm H}$ . This causes the stack to begin at a location =  $08_{\rm H}$  above register bank zero. The SP can be read or written under software control.

## 2.2.2 Data Pointer (DPTR)

The Data Pointer (DPTR) is stored in registers DPL (Data Pointer Low byte) and DPH (Data Pointer High byte) to form 16-bit addresses for External Data Memory accesses (MOVX A,@DPTR and MOVX @DPTR,A), for program byte moves (MOVC A,@A+DPTR), and for indirect program jumps (JMP @A+DPTR).

Two true 16-bit operations are allowed on the Data Pointer: load immediate (MOV DPTR,#data) and increment (INC DPTR).

# 2.2.3 Accumulator (ACC)

This register provides one of the operands for most ALU operations. While ACC is the symbol for the accumulator register, the mnemonics for accumulator-specific instructions refer to the accumulator simply as "A".

# 2.2.4 B Register

The B register is used during multiply and divide operations to provide the second operand. For other instructions, it can be treated as another scratch pad register.



# 2.2.5 Program Status Word

The Program Status Word (PSW) contains several status bits that reflect the current state of the CPU.

# PSW

Program Status Word Register Reset Value: 00 <sub>H</sub>									
7	6	5	4	3	2	1	0		
CY	AC	F0	RS1	RS0	ov	F1	Р		
rwh	rwh	rw	rw	rw	rwh	rw	rh		

Field	Bits	Type	Desc	Description				
P	0	rh	Parity Flag Set/cleared by hardware after each instruction to indicate an odd/even number of "one" bits in the accumulator, i.e., even parity.					
F1	1	rw	Gene	eral P	urpose Flag			
OV	2	rwh		Overflow Flag Used by arithmetic instructions				
RS0 RS1	3 4	rw	Register Bank Select These bits are used to select one of the four register banks.					
			RS1	RS0	Function			
			0	0	Bank 0 selected, data address 00 <sub>H</sub> -07 <sub>H</sub>			
			0	1	Bank 1 selected, data address 08 <sub>H</sub> -0F <sub>H</sub>			
			1	0	Bank 2 selected, data address 10 <sub>H</sub> -17 <sub>H</sub>			
			1	1	Bank 3 selected, data address 18 <sub>H</sub> -1F <sub>H</sub>			
F0	5	rw	Gene	eral P	urpose Flag			
AC	6	rwh		Auxiliary Carry Flag Used by instructions that execute BCD operations				
CY	7	rwh	-	Carry Flag Used by arithmetic instructions				



Reset Value: 00<sub>H</sub>

## 2.2.6 Extended Operation Register (EO)

The instruction set includes an additional instruction MOVC @(DPTR++),A which allows program memory to be written. This instruction may be used to download code into the program memory when the CPU is initialized and subsequently, also to provide software updates. The instruction copies the contents of the accumulator to the code memory at the location pointed to by the current data pointer, and then increments the data pointer.

The instruction uses the opcode  $A5_H$ , which is the same as the software break instruction TRAP (see **Table 2-1**). Register bit EO.TRAP\_EN is used to select the instruction executed by the opcode  $A5_H$ . When TRAP\_EN is 0 (default), the  $A5_H$  opcode executes the MOVC instruction. When TRAP\_EN is 1, the  $A5_H$  opcode executes the software break instruction TRAP, which switches the CPU to debug mode for breakpoint processing.

**EO Extended Operation Register** 

7	6	5	4	3	2	1	0
	0	1	TRAP_EN	,	0		DPSEL0
	r		rw	•	r	•	rw

Field	Bits	Туре	Description
DPSEL0	0	rw	Data Pointer Select  0 DPTR0 is selected.  1 DPTR1 is selected.
TRAP_EN	4	rw	TRAP Enable 0 Select MOVC @(DPTR++),A 1 Select software TRAP instruction
0	[3:1], [7:5]	r	Reserved Returns 0 if read; should be written with 0.



## 2.2.7 Power Control Register (PCON)

The CPU has two power-saving modes: idle mode and power-down mode. The idle mode can be entered via the PCON register. In idle mode, the clock to the CPU is stopped while the timers, serial port and interrupt controller continue to run using a half-speed clock. In power-down mode, the clock to the entire CPU is stopped.

# PCON Power Control Register



The functions of the shaded bits are not described here

Field	Bits	Туре	Description	
IDLE	0	rw	Idle Mode Enable 0 Do not enter idle mode 1 Enter idle mode	
GF0	2	rw	General Purpose Flag Bit 0	
GF1	3	rw	General Purpose Flag Bit 1	
0	1,[6:4]	r	Reserved Returns 0 if read; should be written with 0.	



## 2.3 Instruction Timing

For memory access without wait state, a CPU machine cycle comprises two input clock periods referred to as Phase 1 (P1) and Phase 2 (P2) that correspond to two different CPU states. A CPU state within an instruction is denoted by reference to the machine cycle and state number, e.g., C2P1 is the first clock period within machine cycle 2. Memory accesses take place during one or both phases of the machine cycle. SFR writes only occur at the end of P2. An instruction takes one, two or four machine cycles to execute. Registers are generally updated and the next opcode read at the end of P2 of the last machine cycle for the instruction.

With each access to the Flash memory, instruction execution times are extended by one machine cycle (one wait state), starting from either P1 or P2.

**Figure 2-2** shows the fetch/execute timing related to the internal states and phases. Execution of an instruction occurs at C1P1. For a 2-byte instruction, the second reading starts at C1P1.

**Figure 2-2** (a) shows two timing diagrams for a 1-byte, 1-cycle (1  $\times$  machine cycle) instruction. The first diagram shows the instruction being executed within one machine cycle since the opcode (C1P2) is fetched from a memory without wait state. The second diagram shows the corresponding states of the same instruction being executed over two machine cycles (instruction time extended), with one wait state inserted for opcode fetching from the Flash memory.

Figure 2-2 (b) shows two timing diagrams for a 2-byte, 1-cycle (1  $\times$  machine cycle) instruction. The first diagram shows the instruction being executed within one machine cycle since the second byte (C1P1) and the opcode (C1P2) are fetched from a memory without wait state. The second diagram shows the corresponding states of the same instruction being executed over three machine cycles (instruction time extended), with one wait state inserted for each access to the Flash memory (two wait states inserted in total).

**Figure 2-2** (c) shows two timing diagrams of a 1-byte, 2-cycle ( $2 \times$  machine cycle) instruction. The first diagram shows the instruction being executed over two machine cycles with the opcode (C2P2) fetched from a memory without wait state. The second diagram shows the corresponding states of the same instruction being executed over three machine cycles (instruction time extended), with one wait state inserted for opcode fetching from the Flash memory.






Figure 2-2 CPU Instruction Timing



Instructions are 1, 2 or 3 bytes long as indicated in the "Bytes" column of **Table 2-1**. For the XC866, the time taken for each instruction includes:

- · decoding/executing the fetched opcode
- fetching the operand/s (for instructions > 1 byte)
- fetching the first byte (opcode) of the next instruction (due to XC866 CPU pipeline)

Note: The XC866 CPU fetches the opcode of the next instruction while executing the current instruction.

**Table 2-1** provides a reference for the number of clock cycles required by each instruction. The first value applies to fetching operand(s) and opcode from fast program memory (e.g., Boot ROM and XRAM) without wait state. The second value applies to fetching operand(s) and opcode from slow program memory (e.g., Flash) with one wait state inserted. The instruction time for the standard 8051 processor is provided in the last column for performance comparison with the XC866 CPU. Even with one wait state inserted for each byte of operand/opcode fetched, the XC866 CPU executes instructions faster than the standard 8051 processor by a factor of between two (e.g., 2-byte, 1-cycle instructions) to six (e.g., 1-byte, 4-cycle instructions).

Table 2-1 CPU Instruction Timing

Mnemonic	Hex Code	Bytes	Number of f <sub>CCLK</sub> Cycl		
			XC	2866	8051
			no ws	1 ws	
	ARITHMETIC				
ADD A,Rn	28-2F	1	2	4	12
ADD A,dir	25	2	2	6	12
ADD A,@Ri	26-27	1	2	4	12
ADD A,#data	24	2	2	6	12
ADDC A,Rn	38-3F	1	2	4	12
ADDC A,dir	35	2	2	6	12
ADDC A,@Ri	36-37	1	2	4	12
ADDC A,#data	34	2	2	6	12
SUBB A,Rn	98-9F	1	2	4	12
SUBB A,dir	95	2	2	6	12
SUBB A,@Ri	96-97	1	2	4	12
SUBB A,#data	94	2	2	6	12
INC A	04	1	2	4	12
INC Rn	08-0F	1	2	4	12



**Table 2-1 CPU Instruction Timing** (cont'd)

Mnemonic	Hex Code	Bytes	Number	er of f <sub>CCLK</sub> Cycles	
			XC	2866	8051
			no ws	1 ws	1
INC dir	05	2	2	6	12
INC @Ri	06-07	1	2	4	12
DEC A	14	1	2	4	12
DEC Rn	18-1F	1	2	4	12
DEC dir	15	2	2	6	12
DEC @Ri	16-17	1	2	4	12
INC DPTR	A3	1	4	4	24
MUL AB	A4	1	8	8	48
DIV AB	84	1	8	8	48
DA A	D4	1	2	4	12
	LOGICAL				
ANL A,Rn	58-5F	1	2	4	12
ANL A,dir	55	2	2	6	12
ANL A,@Ri	56-57	1	2	4	12
ANL A,#data	54	2	2	6	12
ANL dir,A	52	2	2	6	12
ANL dir,#data	53	3	4	10	24
ORL A,Rn	48-4F	1	2	4	12
ORL A,dir	45	2	2	6	12
ORL A,@Ri	46-47	1	2	4	12
ORL A,#data	44	2	2	6	12
ORL dir,A	42	2	2	6	12
ORL dir,#data	43	3	4	10	24
XRL A,Rn	68-6F	1	2	4	12
XRL A,dir	65	2	2	6	12
XRL A,@Ri	66-67	1	2	4	12
XRL A,#data	64	2	2	6	12
XRL dir,A	62	2	2	6	12



**Table 2-1 CPU Instruction Timing** (cont'd)

Mnemonic	Hex Code	Bytes	Number	of f <sub>CCLK</sub> Cycles	
			XC	866	8051
			no ws	1 ws	
XRL dir,#data	63	3	4	10	24
CLR A	E4	1	2	4	12
CPL A	F4	1	2	4	12
SWAP A	C4	1	2	4	12
RL A	23	1	2	4	12
RLC A	33	1	2	4	12
RR A	03	1	2	4	12
RRC A	13	1	2	4	12
	DATA TRANSF	ER	•		•
MOV A,Rn	E8-EF	1	2	4	12
MOV A,dir	E5	2	2	6	12
MOV A,@Ri	E6-E7	1	2	4	12
MOV A,#data	74	2	2	6	12
MOV Rn,A	F8-FF	1	2	4	12
MOV Rn,dir	A8-AF	2	4	8	24
MOV Rn,#data	78-7F	2	2	6	12
MOV dir,A	F5	2	2	6	12
MOV dir,Rn	88-8F	2	4	8	24
MOV dir,dir	85	3	4	10	24
MOV dir,@Ri	86-87	2	4	8	24
MOV dir,#data	75	3	4	10	24
MOV @Ri,A	F6-F7	1	2	4	12
MOV @Ri,dir	A6-A7	2	4	8	24
MOV @Ri,#data	76-77	2	2	6	12
MOV DPTR,#data	90	3	4	10	24
MOVC A,@A+DPTR	93	1	4	8	24
MOVC A,@A+PC	83	1	4	8	24
MOVX A,@Ri	E2-E3	1	4	6	24



**Table 2-1 CPU Instruction Timing** (cont'd)

Mnemonic	Hex Code	Bytes	Number	r of f <sub>CCLK</sub> Cycles					
			XC	2866	8051				
			no ws	1 ws					
MOVX A,@DPTR	E0	1	4	6	24				
MOVX @Ri,A	F2-F3	1	4	6	24				
MOVX @DPTR,A	F0	1	4	6	24				
PUSH dir	C0	2	4	8	24				
POP dir	D0	2	4	8	24				
XCH A,Rn	C8-CF	1	2	4	12				
XCH A,dir	C5	2	2	6	12				
XCH A,@Ri	C6-C7	1	2	4	12				
XCHD A,@Ri	D6-D7	1	2	4	12				
	BOOLEAN								
CLR C	C3	1	2	4	12				
CLR bit	C2	2	2	6	12				
SETB C	D3	1	2	4	12				
SETB bit	D2	2	2	6	12				
CPL C	B3	1	2	4	12				
CPL bit	B2	2	2	6	12				
ANL C,bit	82	2	4	8	24				
ANL C,/bit	В0	2	4	8	24				
ORL C,bit	72	2	4	8	24				
ORL C,/bit	A0	2	4	8	24				
MOV C,bit	A2	2	2	6	12				
MOV bit,C	92	2	4	8	24				
BRANCHING									
ACALL addr11	11->F1	2	4	8	24				
LCALL addr16	12	3	4	10	24				
RET	22	1	4	6	24				
RETI	32	1	4	6	24				
AJMP addr 11	01->E1	2	4	8	24				



Table 2-1 CPU Instruction Timing (cont'd)

Mnemonic	Hex Code	Bytes	Number of f <sub>CCL</sub>		<sub>K</sub> Cycles				
			XC	866	8051				
			no ws	1 ws					
LJMP addr 16	02	3	4	10	24				
SJMP rel	80	2	4	8	24				
JC rel	40	2	4	8	24				
JNC rel	50	2	4	8	24				
JB bit,rel	20	3	4	10	24				
JNB bit,rel	30	3	4	10	24				
JBC bit,rel	10	3	4	10	24				
JMP @A+DPTR	73	1	4	6	24				
JZ rel	60	2	4	8	24				
JNZ rel	70	2	4	8	24				
CJNE A,dir,rel	B5	3	4	10	24				
CJNE A,#d,rel	B4	3	4	10	24				
CJNE Rn,#d,rel	B8-BF	3	4	10	24				
CJNE @Ri,#d,rel	B6-B7	3	4	10	24				
DJNZ Rn,rel	D8-DF	2	4	8	24				
DJNZ dir,rel	D5	3	4	10	24				
MISCELLANEOUS									
NOP	00	1	2	4	12				
ADDITIONAL INSTRUCTIONS									
MOVC @(DPTR++),A	A5	1	4	8	_				
TRAP	A5	1	2	_	_				



# 3 Memory Organization

The XC866 CPU operates in the following five address spaces:

- 8 Kbytes of Boot ROM program memory
- 256 bytes of internal RAM data memory
- 512 bytes of XRAM memory
- a 128-byte Special Function Register area
- 4/8/16 Kbytes of Flash program memory (Flash devices); or 8/16 Kbytes of ROM program memory, with additional 4 Kbytes of Flash (ROM devices)

Figure 3-1 illustrates the memory address spaces of the XC866-4FR device.




Figure 3-1 Memory Map of XC866 Flash Devices



Figure 3-2 illustrates the memory address spaces of the XC866-4RR device.




Figure 3-2 Memory Map of XC866 ROM Devices



# 3.1 Program Memory

The code space is theorectically 64 KBytes. However, only access to defined program memory (as shown in memory map figure) is supported. For XC866, defined code space is occupied by on-chip memories.

## 3.2 Data Memory

The data space consists of an internal and external data space. Access to internal and external data space are distinguished by different sets of instruction opcodes. In XC866, on-chip XRAM is located in external data space and accessed by MOVX instructions. XC866 does not support access to external (off-chip) memory. Internal data space is occupied by Internal RAM (IRAM) and Special Function Registers (SFRs), distinguished by direct or indirect addressing.

## 3.2.1 Internal Data Memory

The internal data memory is divided into two physically separate and distinct blocks: the 256-byte RAM and the 128-byte Special Function Register (SFR) area. While the upper 128 bytes of RAM and the SFR area share the same address locations, they are accessed through different addressing modes. The lower 128 bytes of RAM can be accessed through either direct or register indirect addressing, while the upper 128 bytes of RAM can be accessed through register indirect addressing only. The SFRs are accessible through direct addressing.

The 16 bytes of RAM that occupy addresses from  $20_{\rm H}$  to  $2F_{\rm H}$  are bitaddressable. RAM occupying direct addresses from  $30_{\rm H}$  to  $7F_{\rm H}$  can be used as scratch pad registers or used for the stack.

# 3.2.2 External Data Memory


The 512-byte XRAM can be accessed as 'external' data using MOVX instructions.

The MOVX instructions for XRAM access use either 8-bit or 16-bit indirect addresses. While the DPTR register is used for 16-bit addressing, either register R0 or R1 is used to form the 8-bit address. The upper byte of the XRAM address during execution of the 8-bit accesses is defined by the value stored in register XADDRH. Hence, the write instruction for setting the higher order XRAM address in register XADDRH must precede the MOVX instruction.



# XADDRH On-Chip XRAM Address Higher Order





Field	Bits	Туре	Description
ADDRH	[7:0]		Higher Order of On-chip XRAM Address This value is from F0 <sub>H</sub> to F1 <sub>H</sub> for the XC866.



# 3.3 Memory Protection Strategy

The XC866 memory protection strategy includes:

- Read-out protection: The Flash Memory can be enabled for read-out protection and ROM memory is always protected.
- Program and erase protection: The Flash memory in all devices can be enabled for program and erase protection.

## 3.3.1 Memory Protection

Flash memory protection is available in two modes:

- Mode 0: Only the P-Flash is protected; the D-Flash is unprotected.
- Mode 1: Both the P-Flash and D-Flash are protected.

The selection of each protection mode and the restrictions imposed are summarized in **Table 3-1**.

**Table 3-1** Flash Protection Modes

Mode	0	1
Activation	Program a valid password via BSL m	node 6
Selection	MSB of password = 0	MSB of password = 1
P-Flash contents can be read by	Read instructions in the P-Flash	Read instructions in the P-Flash or D-Flash
P-Flash program and erase	Not possible	Not possible
D-Flash contents can be read by	Read instructions in any program memory	Read instructions in the P-Flash or D-Flash
D-Flash program	Possible	Not possible
D-Flash erase	Possible, on the condition that bit DFLASHEN in register MISC_CON is set to 1 prior to each erase operation	Not possible


In Flash protection mode 0, an erase operation on the D-Flash bank can proceed only if bit DFLASHEN in register MISC\_CON is set to 1. At the end of each erase operation, DFLASHEN is cleared automatically by hardware. Hence, it is necessary to set DFLASHEN before each D-Flash erase operation. While the setting of DFLASHEN is taken care by the BootStrap Loader (BSL) routine during D-Flash in-system erasing, DFLASHEN must be set by the user application code before starting each D-Flash



Reset Value: 00<sub>H</sub>

in-application erasing. The extra step serves to prevent inadvertent destruction of the D-Flash contents.

# MISC\_CON Miscellaneous Control Register



Field	Bits	Type	Description
DFLASHEN	0	rwh	D-Flash Bank Erase Enable  0 D-Flash bank cannnot be erased  1 D-Flash bank can be erased This bit is reset by hardware after each D-Flash erase operation.  Note: Superfluous setting of this bit has no adverse effect on the XC866 system operation.
0	[7:1]	r	Reserved Returns 0 if read; should be written with 0.

### For XC866-2FR and XC866-4FR devices:

The selection of protection type is summarized in Table 3-2.

Table 3-2 Flash Protection Type for XC866-2FR and XC866-4FR devices

PASSWORD	Type of Protection	Flash Banks to Erase when Unprotected
1XXXXXXX <sub>B</sub>	Flash Protection Mode 1	All Banks
0XXXXXXX <sub>B</sub>	Flash Protection Mode 0	P-Flash Bank



#### For XC866-1FR device and ROM devices:

The selection of protection type is summarized in **Table 3-3**.

Table 3-3 Flash Protection Type for XC866-1FR device and ROM devices

PASSWORD	Type of Protection (Applicable to the whole Flash)	Sectors to Erase when Unprotected	Comments
1XXXXXXX <sub>B</sub>	Read/Program/Erase	All Sectors	Compatible to Protection mode 1
00001XXX <sub>B</sub>	Erase	Sector 0	
00010XXX <sub>B</sub>	Erase	Sector 0 and 1	
00011XXX <sub>B</sub>	Erase	Sector 0 to 2	
00100XXX <sub>B</sub>	Erase	Sector 0 to 3	
00101XXX <sub>B</sub>	Erase	Sector 0 to 4	
00110XXX <sub>B</sub>	Erase	Sector 0 to 5	
00111XXX <sub>B</sub>	Erase	Sector 0 to 6	
01000XXX <sub>B</sub>	Erase	Sector 0 to 7	
01001XXX <sub>B</sub>	Erase	Sector 0 to 8	
01010XXX <sub>B</sub>	Erase	All Sectors	
Others	Erase	None	

#### 3.3.2 Flash Protection Enable

After the complete code has been programmed into Flash, the user can block the code from unauthorized read out by enabling Flash protection.

BSL mode 6, which is used for enabling Flash protection, can also be used for disabling Flash protection (see **Chapter 15.2.2.4**). The programmed password must be provided by the user. When Flash is not protected yet, the microcontroller will enable the Flash Protection Mode based on the user-password. This Flash Protection Mode will be activated at the next power-up or hardware reset.

When Flash is already protected, a password match triggers an automatic erase of the protected P-Flash banks and D-Flash bank (sectors<sup>1)</sup>), including the programmed password. The Flash protection is then disabled upon the next power-up or hardware reset. Users may define a new value of password to enable the subsequent Flash protection.

Note: When Flash is protected, OCDS mode is not accessible.

<sup>1)</sup> This is only applicable for XC866-1FR device and ROM devices, See **Table 3-3**.



Note: For XC866-1FR device and ROM devices, the BSL Mode 0, Mode 2, Mode 4, Mode 8 and Mode F are not accessible when the Flash is protected.

Note: For ROM devices, Flash is generally used for data where only protection mode 0 is meaningful. ROM read-out protection is always enabled, only read instructions in the ROM memory can target the ROM contents.

Although no protection scheme can be considered infallible, the XC866 memory protection strategy provides a very high level of protection for a general purpose microcontroller.



# 3.4 Special Function Registers


The Special Function Registers (SFRs) occupy direct internal data memory space in the range  $80_H$  to FF $_H$ . All registers, except the program counter, reside in the SFR area. The SFRs include pointers and registers that provide an interface between the CPU and the on-chip peripherals. As the 128-SFR range is less than the total number of registers required, address extension mechanisms are required to increase the number of addressable SFRs. The address extension mechanisms include:

- Mapping
- Paging

## 3.4.1 Address Extension by Mapping

Address extension is performed at the system level by mapping. The SFR area is extended into two portions: the standard (non-mapped) SFR area and the mapped SFR area. Each portion supports the same address range  $80_H$  to FF<sub>H</sub>, bringing the number of addressable SFRs to 256. The extended address range is not directly controlled by the CPU instruction itself, but is derived from bit RMAP in the system control register SYSCON0 at address  $8F_H$ . To access SFRs in the mapped area, bit RMAP in SFR SYSCON0 must be set. However, the SFRs in the standard area can be accessed by clearing bit RMAP. **Figure 3-3** shows how the SFR area can be selected.

# SYSCON0 System Control Register 0



Field	Bits	Туре	Description
RMAP	0	rw	<ul> <li>Special Function Register Map Control</li> <li>The access to the standard SFR area is enabled.</li> <li>The access to the mapped SFR area is enabled.</li> </ul>
1	2	rw	Reserved Returns the last value if read; should be written with 1.
0	1;[7:3]	r	Reserved Returns 0 if read; should be written with 0.

Reset Value: 04<sub>H</sub>



Note: The RMAP bit must be cleared/set by ANL or ORL instructions. The rest bits of SYSCON0 should not be modified.

As long as bit RMAP is set, the mapped SFR area can be accessed. This bit is not cleared automatically by hardware. Thus, before standard/mapped registers are accessed, bit RMAP must be cleared/set, respectively, by software.






Figure 3-3 Address Extension by Mapping



### 3.4.2 Address Extension by Paging

Address extension is further performed at the module level by paging. With the address extension by mapping, the XC866 has a 256-SFR address range. However, this is still less than the total number of SFRs needed by the on-chip peripherals. To meet this requirement, some peripherals have a built-in local address extension mechanism for increasing the number of addressable SFRs. The extended address range is not directly controlled by the CPU instruction itself, but is derived from bit field PAGE in the module page register MOD\_PAGE. Hence, the bit field PAGE must be programmed before accessing the SFRs of the target module. Each module may contain a different number of pages and a different number of SFRs per page, depending on the specific requirement. Besides setting the correct RMAP bit value to select the SFR area, the user must also ensure that a valid PAGE is selected to target the desired SFRs. Figure 3-4 shows how a page inside the extended address range can be selected.




Figure 3-4 Address Extension by Paging



In order to access a register located in a page other than the current one, the current page must be exited. This is done by reprogramming the bit field PAGE in the page register. Only then can the desired access be performed.

If an interrupt routine is initiated between the page register access and the module register access, and the interrupt needs to access a register located in another page, the current page setting can be saved, the new one programmed, and the old page setting restored. This is possible with the storage fields STx (x = 0 - 3) for the save and restore action of the current page setting. By indicating which storage bit field should be used in parallel with the new page value, a single write operation can:

- Save the contents of PAGE in STx before overwriting with the new value (this is done at the beginning of the interrupt routine to save the current page setting and program the new page number); or
- Overwrite the contents of PAGE with the contents of STx, ignoring the value written to the bit positions of PAGE (this is done at the end of the interrupt routine to restore the previous page setting before the interrupt occurred)




Figure 3-5 Storage Elements for Paging

With this mechanism, a certain number of interrupt routines (or other routines) can perform page changes without reading and storing the previously used page information. The use of only write operations makes the system simpler and faster. Consequently, this mechanism significantly improves the performance of short interrupt routines.

The XC866 supports local address extension for:

- Parallel Ports
- Analog-to-Digital Converter (ADC)
- Capture/Compare Unit 6 (CCU6)
- System Control Registers



Reset Value: 00<sub>H</sub>

The page register has the following definition:

# MOD\_PAGE Page Register for module MOD

7	6	5	4	3	2	1	0
0	Р	STN	NR	0		PAGE	1
W	/	W	1	r		rw	

Field	Bits	Туре	Description
PAGE	[2:0]	rw	Page Bits When written, the value indicates the new page. When read, the value indicates the currently active page.
STNR	[5:4]	w	Storage Number This number indicates which storage bit field is the target of the operation defined by bit field OP. If OP = 10 <sub>B</sub> , the contents of PAGE are saved in STx before being overwritten with the new value. If OP = 11 <sub>B</sub> , the contents of PAGE are overwritten by the contents of STx. The value written to the bit positions of PAGE is ignored.
			<ul> <li>00 ST0 is selected.</li> <li>01 ST1 is selected.</li> <li>10 ST2 is selected.</li> <li>11 ST3 is selected.</li> </ul>



Field	Bits	Туре	Description
OP	[7:6]	W	<ul> <li>Operation</li> <li>OX Manual page mode. The value of STNR is ignored and PAGE is directly written.</li> <li>New page programming with automatic page saving. The value written to the bit positions of PAGE is stored. In parallel, the previous contents of PAGE are saved in the storage bit field STx indicated by STNR.</li> <li>Automatic restore page action. The value written to the bit positions PAGE is ignored and instead, PAGE is overwritten by the contents of the storage bit field STx indicated by STNR.</li> </ul>
0	3	r	Reserved Returns 0 if read; should be written with 0.

# 3.4.3 Bit-Addressing

SFRs that have addresses in the form of  $1XXXX000_B$  (e.g.,  $80_H$ ,  $88_H$ ,  $90_H$ , ...,  $F0_H$ ,  $F8_H$ ) are bitaddressable. The addresses of these bitaddressable SFRs appear in bold typeface in **Table 3-4** to **Table 3-12**.



Reset Value: 00<sub>H</sub>

# 3.4.4 System Control Registers

The system control SFRs are used to control the overall system functionalities, such as interrupts, variable baud rate generation, clock management, bit protection scheme, oscillator and PLL control. The SFRs are located in the standard memory area (RMAP = 0) and are organized into 2 pages. The SCU\_PAGE register is located at BF $_{\rm H}$ . It contains the page value and page control information.

SCU\_PAGE Page Register for System Control

7	6	5	4	3	2	1	0
0	P	STI	NR	0		PAGE	
V	V	V	1	r		rw	

Field	Bits	Туре	Description
PAGE	[2:0]	rw	Page Bits When written, the value indicates the new page. When read, the value indicates the currently active page.
STNR	[5:4]	w	Storage Number This number indicates which storage bit field is the target of the operation defined by bit field OP. If OP = 10 <sub>B</sub> , the contents of PAGE are saved in STx before being overwritten with the new value. If OP = 11 <sub>B</sub> , the contents of PAGE are overwritten by the contents of STx. The value written to the bit positions of PAGE is ignored.  O ST0 is selected. O ST1 is selected. T1 ST3 is selected.



Field	Bits	Туре	Description
OP	[7:6]	w	<ul> <li>Operation</li> <li>OX Manual page mode. The value of STNR is ignored and PAGE is directly written.</li> <li>New page programming with automatic page saving. The value written to the bit positions of PAGE is stored. In parallel, the previous contents of PAGE are saved in the storage bit field STx indicated by STNR.</li> <li>Automatic restore page action. The value written to the bit positions PAGE is ignored and instead, PAGE is overwritten by the contents of the storage bit field STx indicated by STNR.</li> </ul>
0	3	r	Reserved Returns 0 if read; should be written with 0.



Reset Value: 07<sub>H</sub>

### 3.4.4.1 Bit Protection Scheme

The bit protection scheme prevents direct software writing of selected bits (i.e., protected bits) using the PASSWD register. When the bit field MODE is 11<sub>B</sub>, writing 10011<sub>B</sub> to the bit field PASS opens access to writing of all protected bits, and writing 10101<sub>B</sub> to the bit field PASS closes access to writing of all protected bits. Note that access is opened for maximum 32 CCLKs if the "close access" password is not written. If "open access" password is written again before the end of 32 CCLK cycles, there will be a recount of 32 CCLK cycles. The protected bits include NDIV, WDTEN, PD, and SD.

# PASSWD Password Register

7	6	5	5 4 3			1	0
		PASS			PROTECT _S	МО	DE
		wh		I	rh	r	N

Field	Bits	Туре	Description
MODE	[1:0]	rw	Bit Protection Scheme Control bits  00 Scheme Disabled  11 Scheme Enabled (default)  Others: Scheme Enabled  These two bits cannot be written directly. To change the value between 11 <sub>B</sub> and 00 <sub>B</sub> , the bit field PASS must be written with 11000 <sub>B</sub> ; only then, will the MODE[1:0] be registered.
PROTECT_S	2	rh	Bit Protection Signal Status bit This bit shows the status of the protection.  O Software is able to write to all protected bits.  Software is unable to write to any protected bits.
PASS	[7:3]	wh	Password bits The Bit Protection Scheme only recognizes three patterns.  11000 <sub>B</sub> Enables writing of the bit field MODE.  10011 <sub>B</sub> Opens access to writing of all protected bits.  10101 <sub>B</sub> Closes access to writing of all protected bits.



### 3.4.5 XC866 Register Overview

The SFRs of the XC866 are organized into groups according to their functional units. The contents (bits) of the SFRs are summarized in **Section 3.4.5.1** to **Section 3.4.5.9**.

Note: The addresses of the bitaddressable SFRs appear in bold typeface in **Table 3-4** to **Table 3-12**.

## 3.4.5.1 CPU Registers

The CPU SFRs can be accessed in both the standard and mapped memory areas (RMAP = 0 or 1).

Table 3-4 CPU Register Overview

Addr	Register Name		Bit	7	6	5	4	3	2	1	0	
RMAP =	0 or 1			· L		I	I	I	I	I	I	
81 <sub>H</sub>	SP R	eset: 07 <sub>H</sub>	Bit Field				S	iP				
	Stack Pointer Register		Туре	rw								
82 <sub>H</sub>		eset: 00 <sub>H</sub>	Bit Field	DPL7	DPL6	DPL5	DPL4	DPL3	DPL2	DPL1	DPL0	
	Data Pointer Register Low		Туре	rw	rw	rw	rw	rw	rw	rw	rw	
83 <sub>H</sub>		eset: 00 <sub>H</sub>	Bit Field	DPH7	DPH6	DPH5	DPH4	DPH3	DPH2	DPH1	DPH0	
	Data Pointer Register High		Туре	rw	rw	rw	rw	rw	rw	rw	rw	
87 <sub>H</sub>		eset: 00 <sub>H</sub>	Bit Field	SMOD		0		GF1	GF0	0	IDLE	
	Power Control Register		Туре	rw		r		rw	rw	r	rw	
88 <sub>H</sub>		eset: 00 <sub>H</sub>	Bit Field	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	
	Timer Control Register		Туре	rwh	rw	rwh	rw	rwh	rw	rwh	rw	
89 <sub>H</sub>		eset: 00 <sub>H</sub>	Bit Field	GATE1	0	T.	1M	GATE0	0	T	M	
	Timer Mode Register		Туре	rw	r	r	w	rw	rw r rw			
8A <sub>H</sub>		eset: 00 <sub>H</sub>	Bit Field				V	AL				
	Timer 0 Register Low		Туре		rwh							
8B <sub>H</sub>		eset: 00 <sub>H</sub>	Bit Field				V	AL				
	Timer 1 Register Low		Туре				rv	vh				
8C <sub>H</sub>		eset: 00 <sub>H</sub>	Bit Field				V	AL				
	Timer 0 Register High		Туре				rv	vh				
8D <sub>H</sub>		eset: 00 <sub>H</sub>	Bit Field				V	AL				
	Timer 1 Register High		Туре				rv	vh				
98 <sub>H</sub>		eset: 00 <sub>H</sub>	Bit Field	SM0	SM1	SM2	REN	TB8	RB8	TI	RI	
	Serial Channel Control Reg	ister	Туре	rw	rw	rw	rw	rw	rwh	rwh	rwh	
99 <sub>H</sub>		eset: 00 <sub>H</sub>	Bit Field			•	V	AL	•	•		
	Serial Data Buffer Register		Туре				rv	vh				
A2 <sub>H</sub>	EO R Extended Operation Registe	eset: 00 <sub>H</sub>	Bit Field		0		TRAP_ EN		0		DPSEL 0	
			Туре		r		rw		r		rw	
A8 <sub>H</sub>		eset: 00 <sub>H</sub>	Bit Field	EA	0	ET2	ES	ET1	EX1	ET0	EX0	
	Interrupt Enable Register 0		Туре	rw	r	rw	rw	rw	rw	rw	rw	
B8 <sub>H</sub>	IP R	eset: 00 <sub>H</sub>	Bit Field	(	)	PT2	PS	PT1	PX1	PT0	PX0	
	Interrupt Priority Register		Туре		r	rw	rw	rw	rw	rw	rw	
B9 <sub>H</sub>		eset: 00 <sub>H</sub>	Bit Field	(	)	PT2H	PSH	PT1H	PX1H	PT0H	PX0H	
	Interrupt Priority Register Hi	igh	Туре		٢	rw	rw	rw	rw	rw	rw	
D0 <sub>H</sub>		eset: 00 <sub>H</sub>	Bit Field	CY	AC	F0	RS1	RS0	OV	F1	Р	
	Program Status Word Regis	ster	Туре	rwh	rwh	rw	rw	rw	rwh	rw	rh	



**Table 3-4 CPU Register Overview** (cont'd)

Addr	Register Name		Bit	7	6	5	4	3	2	1	0
E0 <sub>H</sub>	ACC	Reset: 00 <sub>H</sub>	Bit Field	ACC7	ACC6	ACC5	ACC4	ACC3	ACC2	ACC1	ACC0
	Accumulator Register		Туре	rw	rw	rw	rw	rw	rw	rw	rw
E8 <sub>H</sub>	IEN1 Interrupt Enable Register	Reset: 00 <sub>H</sub>	Bit Field	ECCIP 3	ECCIP 2	ECCIP 1	ECCIP 0	EXM	EX2	ESSC	EADC
			Туре	rw	rw	rw	rw	rw	rw	rw	rw
F0 <sub>H</sub>	В	Reset: 00 <sub>H</sub>	Bit Field	B7	B6	B5	B4	В3	B2	B1	В0
. •п	B Register		Туре	rw	rw	rw	rw	rw	rw	rw	rw
F8 <sub>H</sub>	IP1 Interrupt Priority Register	Reset: 00 <sub>H</sub>	Bit Field	PCCIP 3	PCCIP 2	PCCIP 1	PCCIP 0	PXM	PX2	PSSC	PADC
			Туре	rw	rw	rw	rw	rw	rw	rw	rw
F9 <sub>H</sub>	IPH1 Interrupt Priority Register	Reset: 00 <sub>H</sub> 1 High	Bit Field	PCCIP 3H	PCCIP 2H	PCCIP 1H	PCCIP 0H	PXMH	PX2H	PSSCH	PADC H
			Туре	rw	rw	rw	rw	rw	rw	rw	rw

# 3.4.5.2 System Control Registers

The system control SFRs can be accessed in the standard memory area (RMAP = 0).

Table 3-5 System Control Register Overview

Addr	Register Name	Bit	7	6	5	4	3	2	1	0
RMAP =	0 or 1	1	1	u .			1			
8F <sub>H</sub>	SYSCON0 Reset:	00 <sub>H</sub> Bit Field				0				RMAP
	System Control Register 0	Туре				r				rw
RMAP =	0	•								•
BF <sub>H</sub>	SCU_PAGE Reset:	00 <sub>H</sub> Bit Field		)P	ST	NR	0		PAGE	
	Page Register for System Control	Туре		w	١	N	r		rw	
RMAP =	0, Page 0						•			
B3 <sub>H</sub>	MODPISEL Reset: Peripheral Input Select Register	00 <sub>H</sub> Bit Field		0	JTAG TDIS	JTAG TCKS		0	EXINT 0IS	URRIS
		Туре		r	rw	rw		r	rw	rw
B4 <sub>H</sub>	IRCON0 Reset: Interrupt Request Register 0	00 <sub>H</sub> Bit Field	0	EXINT 6	EXINT 5	EXINT 4	EXINT 3	EXINT 2	EXINT 1	EXINT 0
		Туре	r	rwh	rwh	rwh	rwh	rwh	rwh	rwh
B5 <sub>H</sub>	IRCON1 Reset: Interrupt Request Register 1	00 <sub>H</sub> Bit Field	0			ADCS RC1	ADCS RC0	RIR	TIR	EIR
		Туре	r			rwh	rwh	rwh	rwh	rwh
B7 <sub>H</sub>	EXICON0 Reset:		EXINT3		EXINT2		EXINT1		EXI	NT0
	External Interrupt Control Register	Type	ı	w	r	w	r	w	rw	
BA <sub>H</sub>	EXICON1 Reset:			0	EXI	NT6	EXI	NT5	NT5 EXII	
	External Interrupt Control Register	Type		r	r	w	r	w	r	w
BB <sub>H</sub>	NMICON Reset: NMI Control Register	00 <sub>H</sub> Bit Field	0	NMI ECC	NMI VDDP	NMI VDD	NMI OCDS	NMI FLASH	NMI PLL	NMI WDT
		Type	r	rw	rw	rw	rw	rw	rw	rw
BC <sub>H</sub>	NMISR Reset: NMI Status Register	00 <sub>H</sub> Bit Field	0	FNMI ECC	FNMI VDDP	FNMI VDD	FNMI OCDS	FNMI FLASH	FNMI PLL	FNMI WDT
		Туре	r	rwh	rwh	rwh	rwh	rwh	rwh	rwh
BD <sub>H</sub>	BCON Reset:	00 <sub>H</sub> Bit Field	BG	SEL	0	BRDIS		BRPRE		R
	Baud Rate Control Register	Туре	ı	w	r	rw		rw		rw
BE <sub>H</sub> BG Reset: 00 <sub>H</sub> Bit Field		BR_VALUE								
	Baud Rate Timer/Reload Register	Туре				rv	vh			



**Table 3-5** System Control Register Overview (cont'd)

Addr	Register Name	Bit	7	6	5	4	3	2	1	0			
E9 <sub>H</sub>	FDCON Reset: 00 <sub>H</sub> Fractional Divider Control Register	Bit Field	BGS	SYNEN	ERRSY N	EOFSY N	BRK	NDOV	FDM	FDEN			
		Туре	rw	rw	rwh	rwh	rwh	rwh	rw	rw			
EA <sub>H</sub>	FDSTEP Reset: 00 <sub>H</sub>	Bit Field				ST	EP						
	Fractional Divider Reload Register	Туре											
EB <sub>H</sub>	FDRES Reset: 00 <sub>H</sub>	Bit Field	Bit Field RESULT										
	Fractional Divider Result Register	Туре	rh										
	0, Page 1												
B3 <sub>H</sub>	ID Reset: 02 <sub>H</sub>	Bit Field			PRODIC	)			VERID				
	Identity Register	Туре			r				r				
B4 <sub>H</sub>	PMCON0 Reset: 00 <sub>H</sub> Power Mode Control Register 0	Bit Field	0	WDT RST	WKRS	WK SEL	SD	PD	V	/S			
		Туре	r	rwh	rwh	rw	rw	rwh		w ADC			
B5 <sub>H</sub>	PMCON1 Reset: 00 <sub>H</sub> Power Mode Control Register 1	Bit Field			0		T2_DIS	T2_DIS CCU SSC DIS DIS					
		Туре			r		rw	rw	rw	rw			
B6 <sub>H</sub>	OSC_CON Reset: 08 <sub>H</sub> OSC Control Register	Bit Field	0 OSC XF		XPD	OSC SS	ORD RES	OSCR					
		Туре		r		rw	rw	rw	rwh	rh			
B7 <sub>H</sub>	PLL_CON Reset: 20 <sub>H</sub> PLL Control Register	Bit Field		NI	DIV		VCO BYP	OSC DISC	RESLD	LOCK			
		Туре		r	W		rw	rw	rwh	rh			
BA <sub>H</sub>	CMCON Reset: 00 <sub>H</sub> Clock Control Register	Bit Field	VCO SEL		0			CLK	REL				
		Туре	rw		r				w				
BB <sub>H</sub>	PASSWD Reset: 07 <sub>H</sub> Password Register	Bit Field			PASS			PROTE CT_S	MC	DDE			
		Туре			wh			rh	r	W			
BC <sub>H</sub>	FEAL Reset: 00 <sub>H</sub>	Bit Field			E	CCERR	ADDR[7:	0]					
	Flash Error Address Register Low	Туре					h						
BD <sub>H</sub>	FEAH Reset: 00 <sub>H</sub>	Bit Field			E	CCERRA	ADDR[15	:8]					
	Flash Error Address Register High	Туре			1		h						
BE <sub>H</sub>	COCON Reset: 00 <sub>H</sub> Clock Output Control Register	Bit Field	(	0	TLEN	COUT S		СО	REL				
		Туре	r rw rw rw										
E9 <sub>H</sub>	MISC_CON Reset: 00 <sub>H</sub> Miscellaneous Control Register	Bit Field	0					DFLAS HEN					
		Туре				r							
	0, Page 3												
B3 <sub>H</sub>	XADDRH Reset: F0 <sub>H</sub>	Bit Field				ADI	DRH						
	On-Chip XRAM Address Higher Order	Туре				r	w						



# 3.4.5.3 WDT Registers

The WDT SFRs can be accessed in the mapped memory area (RMAP = 1).

Table 3-6 WDT Register Overview

	•										
Addr	Register Name	Bit	7	6	5	4	3	2	1	0	
RMAP =	1	•	•			•	•			•	
BB <sub>H</sub>	WDTCON Reset: 00 <sub>H</sub> Watchdog Timer Control Register	Bit Field		0	WINB EN	WDT PR	0	WDT EN	WDT RS	WDT IN	
		Туре		r	rw	rh	r	rw	rwh	rw	
BC <sub>H</sub>		Reset: 00 <sub>H</sub> Bit Field WDTREL									
\	Watchdog Timer Reload Register	Туре	rw								
BD <sub>H</sub>	WDTWINB Reset: 00 <sub>H</sub> Watchdog Window-Boundary Count	Bit Field				WDT	WINB				
	Register	Туре	rw								
BE <sub>H</sub>	WDTL Reset: 00 <sub>H</sub>	Bit Field				WD1	[7:0]				
	Watchdog Timer Register Low	Туре	rh								
BF <sub>H</sub>	WDTH Reset: 00 <sub>H</sub>	Bit Field				WDT	[15:8]				
	Watchdog Timer Register High	Туре				r	h				

# 3.4.5.4 Port Registers

The Port SFRs can be accessed in the standard memory area (RMAP = 0).

**Table 3-7 Port Register Overview** 

Register Name		Bit	7	6	5	4	3	2	1	0
0		ı							ı	
PORT_PAGE	Reset: 00 <sub>H</sub>	Bit Field	C	)P	ST	NR	0		PAGE	
Page Register for PORT		Туре	,	W	,	N	r		rw	
0, Page 0										
P0_DATA	Reset: 00 <sub>H</sub>	Bit Field		0	P5	P4	P3	P2	P1	P0
P0 Data Register		Туре		r	rw	rw	rw	rw	rw	rw
P0_DIR	Reset: 00 <sub>H</sub>	Bit Field		0	P5	P4	P3	P2	P1	P0
P0 Direction Register		Туре		r	rw	rw	rw	rw	rw	rw
P1_DATA	Reset: 00 <sub>H</sub>	Bit Field	P7	P6	P5		0		P1	P0
P1 Data Register		Туре	rw	rw	rw		r		rw	rw
P1_DIR	Reset: 00 <sub>H</sub>	Bit Field	P7	P6	P5		0		P1	P0
P1 Direction Register		Туре	rw	rw	rw		r		rw	rw
P2_DATA	Reset: 00 <sub>H</sub>	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
P2 Data Register		Туре	rw	rw	rw	rw	rw	rw	rw	rw
P2_DIR	Reset: 00 <sub>H</sub>	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
P2 Direction Register		Туре	rw	rw	rw	rw	rw	rw	rw	rw
P3_DATA	Reset: 00 <sub>H</sub>	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
P3 Data Register		Туре	rw	rw	rw	rw	rw	rw	rw	rw
P3_DIR	Reset: 00 <sub>H</sub>	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
P3 Direction Register		Туре	rw	rw	rw	rw	rw	rw	rw	rw
0, Page 1					•					
P0_PUDSEL	Reset: FF <sub>H</sub>	Bit Field		0	P5	P4	P3	P2	P1	P0
P0 Pull-Up/Pull-Down Se	lect Register	Туре		r	rw	rw	rw	rw	rw	rw
P0_PUDEN	Reset: C4 <sub>H</sub>	Bit Field		0	P5	P4	P3	P2	P1	P0
P0 Pull-Up/Pull-Down En	able Register	Туре		r	rw	rw	rw	rw	rw	rw
	PORT_PAGE Page Register for PORT  0, Page 0  P0_DATA P0 Data Register  P1_DATA P1 Data Register  P1_DIR P1 Direction Register  P1_DIR P1 Direction Register  P2_DATA P2 Data Register  P2_DIR P2 Direction Register  P3_DATA P3 Data Register  P3_DATA P3 Data Register  P3_DATA P3 Data Register  P3_DATA P3 Data Register  P3_DIR P3 Direction Register  P3_DIR P3 Direction Register  P3_DIR P3 Direction Register  P3_DIR P3 Direction Register  0, Page 1  P0_PUDSEL P0_PUDEN	PORT_PAGE Page Register for PORT  0, Page 0  P0_DATA P0 Data Register  P0_DIR P0 Direction Register  P1_DATA P1 Data Register  P1_DIR P1 Direction Register  P2_DATA P2 Data Register  P2_DATA P2 Data Register  P2_DIR P3_DATA P3 Data Register  P3_DATA P3 Direction Register  P3_DIR P4_DIR P4_DIR P5_DIR P5_DIR P5_DIR P6_DIR P6	PORT_PAGE Page Register for PORT  O, Page 0  PO_DATA P0_DATA P0_DIR P0_DIR P0_DIR P0_DIR P1_DATA P1_DATA P1_DATA P1_DIR P	PORT_PAGE Page Register for PORT  O, Page 0  PO_DATA P0 Data Register  PO_DIR P0 Direction Register  P1_DATA P1 Data Register  P1_DIR P1 Direction Register  P2_DATA P2 Data Register  P2_DATA P2 Data Register  P2_DIR P3_DATA P3_DATA P3_DATA P3_DATA P3_DIR P4_BIT Field P7 Type P7 Type P7 Type P8_FIELD P8_FIELD P7 Type P8_FIELD	PORT_PAGE Page Register for PORT  Reset: 00H Type  W  0, Page 0  P0_DATA P0 Data Register  P0_DIR P0_DIR P0_DIR P0_DIR P1_DATA P1_DATA P1_DATA P1_DIR	PORT_PAGE Page Register for PORT  Reset: 00H Type W  O, Page 0  P0_DATA P0 Data Register  Reset: 00H P0_DIR P0_DIR P0_DIR P0_DIR P0_DIR P0_DIR P0_DIR P1_DATA P1_DATA P1_DATA P1_DATA P1_DATA P1_DATA P1_DATA P1_DATA P1_DATA P1_DIR P2_DATA P2_DATA P3_DATA P3_DIR P4_DIR P4_DIR P5_DIR P5_DIR P5_DIR P5_DIR P6_DF5 P6_DF5 P6_DF5 P7_DR6_DF5 P7_DR6	PORT_PAGE   Page Register for PORT   Bit Field   OP   STNR	PORT_PAGE   Page Register for PORT   Page Register   Po_DATA   Po_DATA   Po_Data Register   Po_DIR   Po_Direction Register   Po_DIR   Po_Direction Register   Po_DIR   Po_Direction Register   Po_DIR   Po_Direction Register   Po_DIR   P	PORT_PAGE	PORT_PAGE   Page Register for PORT   Port   Page Register for PORT   Page Register for PORT   Page   Reset: 00H   Type   w   w   w   r   rw   rw   rw   rw



**Table 3-7 Port Register Overview** (cont'd)

Addr	Register Name	Bit	7	6	5	4	3	2	1	0
90 <sub>H</sub>	P1_PUDSEL Reset: FF <sub>H</sub>	Bit Field	P7	P6	P5		0	•	P1	P0
	P1 Pull-Up/Pull-Down Select Register	Туре	rw	rw	rw		r		rw	rw
91 <sub>H</sub>	P1_PUDEN Reset: FF <sub>H</sub>	Bit Field	P7	P6	P5		0		P1	P0
	P1 Pull-Up/Pull-Down Enable Register	Туре	rw	rw	rw		r		rw	rw
A0 <sub>H</sub>	P2_PUDSEL Reset: FF <sub>H</sub>	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
	P2 Pull-Up/Pull-Down Select Register	Туре	rw	rw	rw	rw	rw	rw	rw	rw
A1 <sub>H</sub>	P2_PUDEN Reset: 00 <sub>H</sub>	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
	P2 Pull-Up/Pull-Down Enable Register	Туре	rw	rw	rw	rw	rw	rw	rw	rw
B0 <sub>H</sub>	P3_PUDSEL Reset: BF <sub>H</sub>	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
	P3 Pull-Up/Pull-Down Select Register	Туре	rw	rw	rw	rw	rw	rw	rw	rw
B1 <sub>H</sub>	P3_PUDEN Reset: 40 <sub>H</sub>	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
	P3 Pull-Up/Pull-Down Enable Register	Туре	rw	rw	rw	rw	rw	rw	rw	rw
RMAP =	0, Page 2	•								
80 <sub>H</sub>	P0_ALTSEL0 Reset: 00 <sub>H</sub>	Bit Field	(	0	P5	P4 P3 P2		P1	P0	
	P0 Alternate Select 0 Register	Туре		r	rw	rw	rw	rw	rw	rw
86 <sub>H</sub>	P0_ALTSEL1 Reset: 00 <sub>H</sub>	Bit Field	(	0	P5	P4	P3	P2	P1	P0
	P0 Alternate Select 1 Register	Туре		r	rw	rw	rw	rw	rw	rw
90 <sub>H</sub>	P1_ALTSEL0 Reset: 00 <sub>H</sub>	Bit Field	P7	P6	P5		0		P1	P0
	P1 Alternate Select 0 Register	Туре	rw	rw	rw		r		rw	rw
91 <sub>H</sub>	P1_ALTSEL1 Reset: 00 <sub>H</sub>	Bit Field	P7	P6	P5		0		P1	P0
	P1 Alternate Select 1 Register	Туре	rw	rw	rw		r		rw	rw
B0 <sub>H</sub>	P3_ALTSEL0 Reset: 00 <sub>H</sub>	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
	P3 Alternate Select 0 Register	Туре	rw	rw	rw	rw	rw	rw	rw	rw
B1 <sub>H</sub>	P3_ALTSEL1 Reset: 00 <sub>H</sub>	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
	P3 Alternate Select 1 Register	Туре	rw	rw	rw	rw	rw	rw	rw	rw
RMAP =	0, Page 3									
80 <sub>H</sub>	P0_OD Reset: 00 <sub>H</sub>	Bit Field	-	0	P5	P4	P3	P2	P1	P0
	P0 Open Drain Control Register	Туре		r	rw	rw	rw	rw	rw	rw
90 <sub>H</sub>	P1_OD Reset: 00 <sub>H</sub>	Bit Field	P7	P6	P5		0		P1	P0
	P1 Open Drain Control Register	Туре	rw	rw	rw		r		rw	rw
B0 <sub>H</sub>	P3_OD Reset: 00 <sub>H</sub>	Bit Field	P7	P6	P5	P4	P3	P2	P1	P0
	P3 Open Drain Control Register	Туре	rw	rw	rw	rw	rw	rw	rw	rw

# 3.4.5.5 ADC Registers

The ADC SFRs can be accessed in the standard memory area (RMAP = 0).

Table 3-8 ADC Register Overview

Addr	Register Name		Bit	7	6	5	4	3	2	1	0	
RMAP =	0		•	•	•		•					
D1 <sub>H</sub>	ADC_PAGE	Reset: 00 <sub>H</sub>	Bit Field	C	)P	ST	NR	0		PAGE		
	Page Register for ADC		Туре	'	W	١	N	r	r rw			
RMAP =	0, Page 0			•								
CA <sub>H</sub>	ADC_GLOBCTR	Reset: 30 <sub>H</sub>	Bit Field	ANON	DW	C.	TC		0			
	Global Control Register		Туре	rw	rw	r	W			r		
СВН	ADC_GLOBSTR Global Status Register	Reset: 00 <sub>H</sub>	Bit Field		Ö		CHNR		0	SAM PLE	BUSY	
			Туре		r		rh		r rh rh			
CCH	ADC_PRAR	Reset: 00 <sub>H</sub>	Bit Field	ASEN1	ASEN0	0	ARBM	CSM1	PRIO1	CSM0	PRIO0	
	Priority and Arbitration R	egister	Туре	rw	rw	r	rw	rw	rw rw rw			



Table 3-8 ADC Register Overview (cont'd)

Addr	Register Name	Bit	7	6	5	4	3	2	1	0
CD <sub>H</sub>	ADC_LCBR Reset: B7 <sub>H</sub>	Bit Field		BOU	ND1			BOU	IND0	
	Limit Check Boundary Register	Туре		n	W			r	w	
CE <sub>H</sub>	ADC_INPCR0 Reset: 00 <sub>H</sub>	Bit Field				S	ГС			
	Input Class Register 0	Туре				r	W			
CF <sub>H</sub>	ADC_ETRCR Reset: 00 <sub>H</sub> External Trigger Control Register	Bit Field	SYNEN 1	SYNEN 0	E	ETRSEL	1	ŀ	ETRSEL	)
		Туре	rw	rw		rw			rw	
RMAP =	0, Page 1									
CA <sub>H</sub>	ADC_CHCTR0 Reset: 00 <sub>H</sub>	Bit Field	0		LCC		(	)	RESI	RSEL
	Channel Control Register 0	Туре	r		rw		r			N
CB <sub>H</sub>	ADC_CHCTR1 Reset: 00 <sub>H</sub>		0		LCC		C	)	RESI	RSEL
	Channel Control Register 1	Туре	r		rw		1			N
CCH	ADC_CHCTR2 Reset: 00 <sub>H</sub> Channel Control Register 2		0		LCC		(			RSEL
	<u> </u>	Туре	r		rw		ı			<i>N</i>
CD <sub>H</sub>	ADC_CHCTR3 Reset: 00 <sub>H</sub> Channel Control Register 3		0		LCC		(			RSEL
05	•	Туре	r		rw		ı			<i>N</i>
CE <sub>H</sub>	ADC_CHCTR4 Reset: 00 <sub>H</sub> Channel Control Register 4		0		LCC		(			RSEL
05	_	Туре	r		rw		1			<i>N</i>
CF <sub>H</sub>	ADC_CHCTR5 Reset: 00 <sub>H</sub> Channel Control Register 5		0		LCC		(			RSEL
	<u> </u>	Type	r		rw		1			<i>N</i>
D2 <sub>H</sub>	ADC_CHCTR6 Reset: 00 <sub>H</sub> Channel Control Register 6		0		LCC		(			RSEL
Da	•	Type	r		rw		1			N 20E1
D3 <sub>H</sub>	ADC_CHCTR7 Reset: 00 <sub>H</sub> Channel Control Register 7		0		LCC		(			RSEL
DMAD -	0, Page 2	Туре	r		rw		ı	r ———	I.	N
CA <sub>H</sub>	ADC_RESR0L Reset: 00 <sub>H</sub>	Bit Field	RESII	LT[1:0]	0	VF	DRC		CHNR	
O/ tH	Result Register 0 Low	Туре		h	r	rh	rh		rh	
CB <sub>H</sub>	ADC RESR0H Reset: 00 <sub>H</sub>			•			LT[9:2]			
OD <sub>H</sub>	Result Register 0 High	Туре					<u></u> h			
CCH	ADC_RESR1L Reset: 00 <sub>H</sub>		RESU	LT[1:0]	0	VF	DRC		CHNR	
	Result Register 1 Low	Туре		<u></u> h	r	rh	rh		rh	
CD <sub>H</sub>	ADC_RESR1H Reset: 00 <sub>H</sub>					RESU	LT[9:2]			
''	Result Register 1 High	Туре					h			
CE <sub>H</sub>	ADC_RESR2L Reset: 00 <sub>H</sub>	Bit Field	RESU	LT[1:0]	0	VF	DRC		CHNR	
	Result Register 2 Low	Туре	r	h	r	rh	rh		rh	
CF <sub>H</sub>	ADC_RESR2H Reset: 00 <sub>H</sub>	Bit Field				RESU	LT[9:2]			
	Result Register 2 High	Туре				r	h			
D2 <sub>H</sub>	ADC_RESR3L Reset: 00 <sub>H</sub>	Bit Field	RESU	LT[1:0]	0	VF	DRC		CHNR	
	Result Register 3 Low	Туре	r	h	r	rh	rh		rh	
D3 <sub>H</sub>	ADC_RESR3H Reset: 00 <sub>H</sub>	Bit Field				RESU	LT[9:2]			
	Result Register 3 High	Туре				r	h			
	0, Page 3									
CA <sub>H</sub>	ADC_RESRA0L Reset: 00 <sub>H</sub>		RI	ESULT[2	:0]	VF	DRC		CHNR	
	Result Register 0, View A Low	Туре		rh		rh	rh		rh	
CB <sub>H</sub>	ADC_RESRA0H Reset: 00 <sub>H</sub>					RESUL	.T[10:3]			
	Result Register 0, View A High	Туре					h			
CCH	ADC_RESRA1L Reset: 00 <sub>H</sub>		RI	ESULT[2	:0]	VF	DRC		CHNR	
	Result Register 1, View A Low	Туре		rh		rh	rh		rh	
CD <sub>H</sub>	ADC_RESRA1H Reset: 00 <sub>H</sub>						.T[10:3]			
	Result Register 1, View A High	Туре				r	h			



Table 3-8 ADC Register Overview (cont'd)

Addr	Register Name	Bit	7	6	5	4	3	2	1	0
CE <sub>H</sub>	ADC_RESRA2L Reset: 00 <sub>H</sub>	Bit Field	RE	SULT[2	:0]	VF	DRC		CHNR	
	Result Register 2, View A Low	Туре		rh		rh	rh		rh	
CF <sub>H</sub>	ADC_RESRA2H Reset: 00 <sub>H</sub>	Bit Field				RESUL	T[10:3]			
	Result Register 2, View A High	Туре				r	h			
D2 <sub>H</sub>	ADC_RESRA3L Reset: 00 <sub>H</sub>	Bit Field	RI	SULT[2	:0]	VF	DRC		CHNR	
	Result Register 3, View A Low	Туре		rh		rh	rh		rh	
D3 <sub>H</sub>	ADC_RESRA3H Reset: 00 <sub>H</sub>	Bit Field				RESUL	T[10:3]			
	Result Register 3, View A High	Туре				r	h			
RMAP =	0, Page 4									
CA <sub>H</sub>	ADC_RCR0 Reset: 00 <sub>H</sub> Result Control Register 0	Bit Field	VFCTR	WFR	0	IEN		0		DRCT R
		Туре	rw	rw	r	rw		r		rw
CB <sub>H</sub>	ADC_RCR1 Reset: 00 <sub>H</sub> Result Control Register 1	Bit Field	VFCTR	WFR	0	IEN		0		DRCT R
		Туре	rw	rw	r	rw		r		rw
CCH	ADC_RCR2 Reset: 00 <sub>H</sub> Result Control Register 2	Bit Field	VFCTR	WFR	0	IEN		0		DRCT R
		Туре	rw	rw	r	rw		r		rw
CD <sub>H</sub>	ADC_RCR3 Reset: 00 <sub>H</sub> Result Control Register 3	Bit Field	VFCTR	WFR	0	IEN		0		DRCT R
		Туре	rw	rw	r	rw		r		rw
CE <sub>H</sub>	ADC_VFCR Reset: 00 <sub>H</sub>	Bit Field		(	)		VFC3	VFC2	VFC1	VFC0
	Valid Flag Clear Register	Туре			r		W	W	W	W
	0, Page 5	1	•		•	•		•	•	•
CA <sub>H</sub>	ADC_CHINFR Reset: 00 <sub>H</sub> Channel Interrupt Flag Register	Bit Field	CHINF 7	CHINF 6	CHINF 5	CHINF 4	CHINF 3	CHINF 2	CHINF 1	CHINF 0
		Туре	rh							
CB <sub>H</sub>	ADC_CHINCR Reset: 00 <sub>H</sub> Channel Interrupt Clear Register	Bit Field	CHINC 7	CHINC 6	CHINC 5	CHINC 4	CHINC 3	CHINC 2	CHINC 1	CHINC 0
		Туре	W	W	w	w	W	W	W	W
CCH	ADC_CHINSR Reset: 00 <sub>H</sub> Channel Interrupt Set Register	Bit Field	CHINS 7	CHINS 6	CHINS 5	CHINS 4	CHINS 3	CHINS 2	CHINS 1	CHINS 0
		Туре	W	W	W	W	W	W	W	W
CD <sub>H</sub>	ADC_CHINPR Reset: 00 <sub>H</sub> Channel Interrupt Node Pointer Register	Bit Field	CHINP 7	CHINP 6	CHINP 5	CHINP 4	CHINP 3	2	CHINP 1	CHINP 0
		Туре	rw							
CE <sub>H</sub>	ADC_EVINFR Reset: 00 <sub>H</sub> Event Interrupt Flag Register	Bit Field	EVINF 7	EVINF 6	EVINF 5	EVINF 4		0	EVINF 1	EVINF 0
		Туре	rh	rh	rh	rh		r	rh	rh
CF <sub>H</sub>	ADC_EVINCR Reset: 00 <sub>H</sub> Event Interrupt Clear Flag Register	Bit Field	EVINC 7	EVINC 6	EVINC 5	EVINC 4		0	EVINC 1	EVINC 0
		Туре	W	W	W	W		r	W	W
D2 <sub>H</sub>	ADC_EVINSR Reset: 00 <sub>H</sub> Event Interrupt Set Flag Register	Bit Field	EVINS 7	EVINS 6	EVINS 5	EVINS 4		0	EVINS 1	EVINS 0
		Туре	W	W	W	W		r	W	W
D3 <sub>H</sub>	ADC_EVINPR Reset: 00 <sub>H</sub> Event Interrupt Node Pointer Register	Bit Field	EVINP 7	EVINP 6	EVINP 5	EVINP 4		0	EVINP 1	EVINP 0
		Туре	rw	rw	rw	rw		r	rw	rw
	0, Page 6	T								
CA <sub>H</sub>	ADC_CRCR1 Reset: 00 <sub>H</sub> Conversion Request Control Register 1		CH7	CH6	CH5	CH4			0	
		Туре	rwh	rwh	rwh	rwh			r	



**Table 3-8** ADC Register Overview (cont'd)

Addr	Register Name		Bit	7	6	5	4	3	2	1	0
CB <sub>H</sub>	ADC_CRPR1 Conversion Request Pen	Reset: 00 <sub>H</sub> ding	Bit Field	CHP7	CHP6	CHP5	CHP4		(	)	
	Register 1		Туре	rwh	rwh	rwh	rwh		I	ſ	
CCH	ADC_CRMR1 Conversion Request Mod	Reset: 00 <sub>H</sub> le Register 1	Bit Field	Rsv	LDEV	CLR PND	SCAN	ENSI	ENTR	EN	GT
			Туре	r	W	w	rw	rw	rw	n	V
CD <sub>H</sub>	ADC_QMR0	Reset: 00 <sub>H</sub>	Bit Field	CEV	TREV	FLUSH	CLRV	0	ENTR	EN	GT
	Queue Mode Register 0		Туре	W	W	w	W	r	rw	rw rw	
CE <sub>H</sub>	ADC_QSR0	Reset: 20 <sub>H</sub>	Bit Field	Rsv	0	EMPTY	EV		(	)	
	Queue Status Register 0		Туре	r	r	rh	rh		I	r	
CF <sub>H</sub>	ADC_Q0R0	Reset: 00 <sub>H</sub>	Bit Field	EXTR	ENSI	RF	V	0	R	EQCHN	R
	Queue 0 Register 0		Туре	rh	rh	rh	rh	r		rh	
D2 <sub>H</sub>	ADC_QBUR0	Reset: 00 <sub>H</sub>	Bit Field	EXTR	ENSI	RF	V	0	R	EQCHN	R
	Queue Backup Register	)	Туре	rh	rh	rh	rh	r	rh		
D2 <sub>H</sub>	ADC_QINR0	Reset: 00 <sub>H</sub>	Bit Field	EXTR	ENSI	RF	(	)	REQCHNR		
	Queue Input Register 0		Туре	w	W	w	I	r	W		

# 3.4.5.6 Timer 2 Registers

The Timer 2 SFRs can be accessed in the standard memory area (RMAP = 0).

Table 3-9 Timer 2 Register Overview

Addr	Register Name		Bit	7	6	5	4	3	2	1	0
C0 <sub>H</sub>	T2_T2CON Timer 2 Control Register	Reset: 00 <sub>H</sub>	Bit Field	TF2	EXF2	(	)	EXEN2	TR2	0	CP/ RL2
			Туре	rwh	rwh		r	rw	rwh	r	rw
C1 <sub>H</sub>	T2_T2MOD Timer 2 Mode Register	Reset: 00 <sub>H</sub>	Bit Field	T2 REGS	T2 RHEN	EDGE SEL	PREN		T2PRE		DCEN
			Туре	rw	rw	rw	rw		rw		rw
C2 <sub>H</sub>	T2_RC2L	Reset: 00 <sub>H</sub>	Bit Field	RC2[7:0]							
	Timer 2 Reload/Capture	Register Low	Туре				rv	vh			
C3 <sub>H</sub>	T2_RC2H	Reset: 00 <sub>H</sub>	Bit Field				RC2	[15:8]			
	Timer 2 Reload/Capture	Register High	Туре				rv	vh			
C4 <sub>H</sub>	T2_T2L	Reset: 00 <sub>H</sub>	Bit Field				THL	2[7:0]			
	Timer 2 Register Low		Туре	rwh							
C5 <sub>H</sub>	T2_T2H	Reset: 00 <sub>H</sub>	Bit Field	eld THL2[15:8]							
	Timer 2 Register High		Туре	rwh							

# 3.4.5.7 CCU6 Registers

The CCU6 SFRs can be accessed in the standard memory area (RMAP = 0).

Table 3-10 CCU6 Register Overview

Addr	Register Name		Bit	7	6	5	4	3	2	1	0
RMAP = 0	0										
A3 <sub>H</sub>	CCU6_PAGE	Reset: 00 <sub>H</sub>	Bit Field	0	Р	ST	NR	0		PAGE	
	Page Register for CCU6		Туре	V	/	V	V	r		rw	
RMAP = 0	0, Page 0										



Table 3-10 CCU6 Register Overview (cont'd)

Addr	Register Name	Bit	7	6	5	4	3	2	1	0
9A <sub>H</sub>	CCU6_CC63SRL Reset: 00 <sub>H</sub> Capture/Compare Shadow Register for	Bit Field				CC6	S3SL			
	Channel CC63 Low	Туре				r	w			
9B <sub>H</sub>	CCU6_CC63SRH Reset: 00 <sub>H</sub> Capture/Compare Shadow Register for	Bit Field				CC6	3SH			
	Channel CC63 High	Туре					w			
9C <sub>H</sub>	CCU6_TCTR4L Reset: 00 <sub>H</sub> Timer Control Register 4 Low	Bit Field	T12 STD	T12 STR		)	DTRES	T12 RES	T12RS	T12RR
		Туре	W	W		<u>r                                    </u>	W	W	W	W
9D <sub>H</sub>	CCU6_TCTR4H Reset: 00 <sub>H</sub> Timer Control Register 4 High	Bit Field	T13 STD	T13 STR		0		T13 RES		T13RR
		Туре	W	W		r		W	W	W
9E <sub>H</sub>	CCU6_MCMOUTSL Reset: 00 <sub>H</sub> Multi-Channel Mode Output Shadow Register Low	Bit Field	STRM CM	0				MPS		
0.5	3	Type	W	r		OLIBLIO		w	EVELIO	
9F <sub>H</sub>	CCU6_MCMOUTSH Reset: 00 <sub>H</sub> Multi-Channel Mode Output Shadow	Bit Field Type	STRHP	0		CURHS			EXPHS rw	
	Register High	туре	W	r		I VV			I VV	
A4 <sub>H</sub>	CCU6_ISRL Reset: 00 <sub>H</sub> Capture/Compare Interrupt Status	Bit Field	RT12P M	RT12O M	RCC62 F	RCC62 R	RCC61 F	RCC61 R	RCC60 F	RCC60 R
	Reset Register Low	Туре	w	w	w	w	w	w	w	W
A5 <sub>H</sub>	CCU6_ISRH Reset: 00 <sub>H</sub> Capture/Compare Interrupt Status	Bit Field	RSTR	RIDLE	E RWHE RCHE 0			RTRPF	RT13 PM	RT13 CM
	Reset Register High	Туре	W	W		l	r	W	W	W
A6 <sub>H</sub>	CCU6_CMPMODIFL Reset: 00 <sub>H</sub> Compare State Modification Register Low	Bit Field	0	MCC63 S		0		S	MCC61 S	S
		Туре	r	W		r		W	W	W
A7 <sub>H</sub>	CCU6_CMPMODIFH Reset: 00 <sub>H</sub> Compare State Modification Register High	Bit Field	0	MCC63 R		0		R	MCC61 R	R
<b>-</b> ^		Type	r	W		r	2001	W	W	W
FA <sub>H</sub>	CCU6_CC60SRL Reset: 00 <sub>H</sub> Capture/Compare Shadow Register for Channel CC60 Low	Bit Field Type					SOSL vh			
FB <sub>H</sub>	CCU6 CC60SRH Reset: 00 <sub>H</sub>	Bit Field					SOSH			
ГРН	Capture/Compare Shadow Register for Channel CC60 High	Type					vh			
FC <sub>H</sub>	CCU6_CC61SRL Reset: 00 <sub>H</sub> Capture/Compare Shadow Register for	Bit Field					S1SL			
	Channel CC61 Low	Туре				rv	vh			
FD <sub>H</sub>	CCU6_CC61SRH Reset: 00 <sub>H</sub> Capture/Compare Shadow Register for	Bit Field					S1SH			
	Channel CC61 High	Туре				rv	vh			
FE <sub>H</sub>	CCU6_CC62SRL Reset: 00 <sub>H</sub> Capture/Compare Shadow Register for	Bit Field	CC62SL							
	Channel CC62 Low	Туре				rv	vh			
FF <sub>H</sub>	CCU6_CC62SRH Reset: 00 <sub>H</sub> Capture/Compare Shadow Register for	Bit Field				CC6	S2SH			
	Channel CC62 High	Туре				rv	vh			
	0, Page 1									_
9A <sub>H</sub>	CCU6_CC63RL Reset: 00 <sub>H</sub> Capture/Compare Register for Channel	Bit Field				CC	3VL			
	CC63 Low	Туре				r	h			



Table 3-10 CCU6 Register Overview (cont'd)

Addr	Register Name	Bit	7	6	5	4	3	2	1	0
9B <sub>H</sub>	CCU6_CC63RH Reset: 00 <sub>H</sub> Capture/Compare Register for Channel	Bit Field			L	CC6	3VH	L	L	
	CC63 High	Туре				r	h			
9C <sub>H</sub>	CCU6_T12PRL Reset: 00 <sub>H</sub>	Bit Field					PVL			
ООН	Timer T12 Period Register Low	Туре					vh			
9D <sub>H</sub>	CCU6_T12PRH Reset: 00 <sub>H</sub>	Bit Field				T12	PVH			
••	Timer T12 Period Register High	Туре					vh			
9E <sub>H</sub>	CCU6_T13PRL Reset: 00 <sub>H</sub>	Bit Field				T13	PVL			
	Timer T13 Period Register Low	Туре				rv	vh			
9F <sub>H</sub>	CCU6_T13PRH Reset: 00 <sub>H</sub>	Bit Field					PVH			
	Timer T13 Period Register High	Туре					vh			
A4 <sub>H</sub>	CCU6_T12DTCL Reset: 00 <sub>H</sub> Dead-Time Control Register for Timer	Bit Field					ГМ			
	T12 Low	Туре				r	W			
A5 <sub>H</sub>	CCU6_T12DTCH Reset: 00 <sub>H</sub> Dead-Time Control Register for Timer	Bit Field	0	DTR2	DTR1	DTR0	0	DTE2	DTE1	DTE0
	T12 High	Туре	r	rh	rh	rh	r	rw	rw	rw
A6 <sub>H</sub>	CCU6_TCTR0L Reset: 00 <sub>H</sub> Timer Control Register 0 Low	Bit Field	СТМ	CDIR	STE12	T12R	T12 PRE		T12CLK	
		Туре	rw	rh	rh	rh	rw		rw	
A7 <sub>H</sub>	CCU6_TCTR0H Reset: 00 <sub>H</sub> Timer Control Register 0 High	Bit Field	PRE							
		Туре		r	rh	rh	rw		rw	
FA <sub>H</sub>	CCU6_CC60RL Reset: 00 <sub>H</sub> Capture/Compare Register for Channel	Bit Field				CC6	60VL			
	CC60 Low	Туре					h			
FB <sub>H</sub>	CCU6_CC60RH Reset: 00 <sub>H</sub> Capture/Compare Register for Channel	Bit Field					60VH			
	CC60 High	Туре					h			
FC <sub>H</sub>	CCU6_CC61RL Reset: 00 <sub>H</sub> Capture/Compare Register for Channel	Bit Field					S1VL			
	CC61 Low	Туре					h			
FD <sub>H</sub>	CCU6_CC61RH Reset: 00 <sub>H</sub> Capture/Compare Register for Channel	Bit Field					S1VH			
	CC61 High	Туре					h			
FE <sub>H</sub>	CCU6_CC62RL Reset: 00 <sub>H</sub> Capture/Compare Register for Channel	Bit Field					S2VL			
	CC62 Low	Туре					h			
FF <sub>H</sub>	CCU6_CC62RH Reset: 00 <sub>H</sub> Capture/Compare Register for Channel CC62 High						62VH			
DMAS	•	Туре	rh							
	0, Page 2	Bit Field		MOT	TI 64			MOI	1.60	
9A <sub>H</sub>	CCU6_T12MSELL Reset: 00 <sub>H</sub> T12 Capture/Compare Mode Select Register Low				EL61				EL60	
0.0		Type	DD) (5	r	W				W	
9B <sub>H</sub>	CCU6_T12MSELH Reset: 00 <sub>H</sub> T12 Capture/Compare Mode Select Register High	Bit Field	DBYP		HSYNC				EL62	
00	9 9	Type rw rw rw						FNOC		
9C <sub>H</sub>	CCU6_IENL Reset: 00 <sub>H</sub> Capture/Compare Interrupt Enable Register Low	Bit Field	PM OM 62F 62R 61F 61R 60F 60I						ENCC 60R	
	Tregister Low	Type	ype rw rw rw rw rw rw rw rw						rw	



Table 3-10 CCU6 Register Overview (cont'd)

Addr	Register Name	Bit	7	6	5	4	3	2	1	0	
9D <sub>H</sub>	CCU6_IENH Reset: 00 <sub>H</sub> Capture/Compare Interrupt Enable	Bit Field	ENSTR	EN IDLE	EN WHE	EN CHE	0	EN TRPF	ENT13 PM	ENT13 CM	
	Register High	Туре	rw	rw	rw	rw	r	rw	rw	rw	
9E <sub>H</sub>	CCU6_INPL Reset: 40 <sub>H</sub> Capture/Compare Interrupt Node Pointer Register Low	Bit Field	INP	CHE	INPO	CC62	INPO	CC61	INPO	CC60	
	<u> </u>	Туре		W		W		W		W	
9F <sub>H</sub>	CCU6_INPH Reset: 39 <sub>H</sub> Capture/Compare Interrupt Node Pointer Register High	Bit Field		0		PT13		PT12		ERR	
		Туре		r		W		W		W	
A4 <sub>H</sub>	CCU6_ISSL Reset: 00 <sub>H</sub> Capture/Compare Interrupt Status Set Register Low	Bit Field	М	ST12O M	F	SCC62 R	F	R	F	SCC60 R	
A =	<u> </u>	Type	W	W	W	W	W	W	W	W	
A5 <sub>H</sub>	CCU6_ISSH Reset: 00 <sub>H</sub> Capture/Compare Interrupt Status Set Register High	Bit Field	SSTR	SIDLE	SWHE	SCHE	SWHC		ST13 PM	ST13 CM	
A.C.	<u> </u>	Type Bit Field	w PSL63	0	W	W	W	l w SL	W	W	
A6 <sub>H</sub>	CCU6_PSLR Reset: 00 <sub>H</sub> Passive State Level Register	Туре	rwh	r				vh			
A7 <sub>H</sub>	CCU6_MCMCTR Reset: 00 <sub>H</sub>	Bit Field		)	SW	SYN	0	WIII	SWSEL		
, л. н	Multi-Channel Mode Control Register	Туре		r		w	r		rw		
FA <sub>H</sub>	CCU6_TCTR2L Reset: 00 <sub>H</sub> Timer Control Register 2 Low	Bit Field	0		TED		T13TEC	<u> </u>	T12 SSC		
	Š	Туре	r	r	w		rw			rw	
FB <sub>H</sub>	CCU6_TCTR2H Reset: 00 <sub>H</sub>	Bit Field		(	0		T13RSEL			RSEL	
••	Timer Control Register 2 High	Туре			r	rw			rw		
FC <sub>H</sub>	CCU6_MODCTRL Reset: 00 <sub>H</sub> Modulation Control Register Low	Bit Field	MC MEN	0			T12M				
		Туре	rw	r			r	w			
FD <sub>H</sub>	CCU6_MODCTRH Reset: 00 <sub>H</sub> Modulation Control Register High	Bit Field	ECT13 O	0			T13M	ODEN			
		Туре	rw	r			r	w			
FE <sub>H</sub>	CCU6_TRPCTRL Reset: 00 <sub>H</sub>	Bit Field			0			TRPM2	TRPM1	TRPM0	
	Trap Control Register Low	Туре			r			rw	rw	rw	
FF <sub>H</sub>	CCU6_TRPCTRH Reset: 00 <sub>H</sub> Trap Control Register High	Bit Field	TRPPE N	TRPEN 13			TRI	PEN			
		Туре	rw	rw			r	W			
	0, Page 3	I 5 % E									
9A <sub>H</sub>	CCU6_MCMOUTL Reset: 00 <sub>H</sub> Multi-Channel Mode Output Register Low	Bit Field	0	R				CMP			
OP		Type Bit Field	r	rh		CURH	r	h	EVDII		
9B <sub>H</sub>	CCU6_MCMOUTH Reset: 00 <sub>H</sub> Multi-Channel Mode Output Register High			0					EXPH		
9C <sub>H</sub>	CCU6_ISL Reset: 00 <sub>H</sub>	Type Bit Field		r I⊤12∩M	ICC62F	rh	ICC61E	ICC61	rh ICC60F	ICC60	
эОН	Capture/Compare Interrupt Status Register Low	Туре	rh	rh	rh	2F ICC62 ICC61F ICC61 ICC6 R R rh rh rh rh				R	
9D <sub>H</sub>	CCU6_ISH Reset: 00 <sub>H</sub>	Bit Field	STR	IDLE	WHE						
ODH	Capture/Compare Interrupt Status Register High	Туре	rh	rh	rh					rh	
9E <sub>H</sub>	CCU6_PISEL0L Reset: 00 <sub>H</sub>	Bit Field		RP		rn					
~-н	Port Input Select Register 0 Low	Туре		W							
9F <sub>H</sub>	CCU6_PISEL0H Reset: 00 <sub>H</sub> Port Input Select Register 0 High	Bit Field		2HR		rw rw rw ISPOS2 ISPOS1 ISPOS0					
		Туре	r	w	r	w	r	w	r	W	
	_t	<u> </u>									



Table 3-10 CCU6 Register Overview (cont'd)

Addr	Register Name	Bit	7	6	5	4	3	2	1	0
A4 <sub>H</sub>	CCU6_PISEL2 Reset: 00 <sub>H</sub>	Bit Field				Ó			IST1	3HR
	Port Input Select Register 2	Туре				r			r	W
FA <sub>H</sub>	CCU6_T12L Reset: 00 <sub>H</sub>	Bit Field				T12	CVL			
	Timer T12 Counter Register Low	Туре				rv	vh			
FB <sub>H</sub>	CCU6_T12H Reset: 00 <sub>H</sub>	Bit Field				T12	CVH			
	Timer T12 Counter Register High	Туре	rwh							
FC <sub>H</sub>	CCU6_T13L Reset: 00 <sub>H</sub>	Bit Field	T13CVL							
	Timer T13 Counter Register Low	Туре				rv	vh			
$FD_H$	CCU6_T13H Reset: 00 <sub>H</sub>	Bit Field				T13	CVH			
	Timer T13 Counter Register High	Туре				rv	vh			
FE <sub>H</sub>	CCU6_CMPSTATL Reset: 00 <sub>H</sub> Compare State Register Low	Bit Field	0	CC63 ST	CCPO S2	CCPO S1	CCPO S0	CC62 ST	CC61 ST	CC60 ST
		Туре	r rh rh rh rh rh rh							rh
FF <sub>H</sub>	CCU6_CMPSTATH Reset: 00 <sub>H</sub> Compare State Register High	Bit Field	T13IM   COUT   COUT   CC62   COUT   CC61   COUT   CC60   63PS   62PS   PS   61PS   PS   60PS   PS						CC60 PS	
		Туре	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh

# 3.4.5.8 SSC Registers

The SSC SFRs can be accessed in the standard memory area (RMAP = 0).

Table 3-11 SSC Register Overview

Addr	Register Name		Bit	7	6	5	4	3	2	1	0	
RMAP = 0												
A9 <sub>H</sub>		set: 00 <sub>H</sub>	Bit Field	0					CIS	SIS	MIS	
	Port Input Select Register		Туре	r					rw	rw	rw	
AA <sub>H</sub>		Reset: 00 <sub>H</sub>	Bit Field	LB	PO	PH	HB	ВМ				
	Control Register Low Programming Mode		Туре	rw	rw	rw	rw	rw				
	Operating Mode		Bit Field	0					BC			
			Туре	r				rh				
AB <sub>H</sub>	SSC_CONH Reset: 00 <sub>H</sub> Control Register High Programming Mode	set: 00 <sub>H</sub>	Bit Field	EN	MS	0	AREN	BEN	PEN	REN	TEN	
		Type	rw	rw	r	rw	rw	rw	rw	rw		
	Operating Mode		Bit Field	EN	MS	0	BSY	BE	PE	RE	TE	
			Туре	rw	rw	r	rh	rwh	rwh	rwh	rwh	
AC <sub>H</sub>		Reset: 00 <sub>H</sub>	Bit Field	TB_VALUE								
	Transmitter Buffer Register Low		Туре	rw								
AD <sub>H</sub>	SSC_RBL Reset: 00 <sub>H</sub> Receiver Buffer Register Low		Bit Field	RB_VALUE								
			Туре	rh								
AE <sub>H</sub>	SSC_BRL Reset: 00 <sub>H</sub> Baudrate Timer Reload Register Low		Bit Field	BR_VALUE[7:0]								
			Туре	rw								
AF <sub>H</sub>	SSC_BRH Reset: 00 <sub>H</sub> Baudrate Timer Reload Register High		Bit Field	BR_VALUE[15:8]								
			Туре	rw								



## **Memory Organization**

## 3.4.5.9 OCDS Registers

The OCDS SFRs can be accessed in the mapped memory area (RMAP = 1).

Table 3-12 OCDS Register Overview

Addr	Register Name	Bit	7	6	5	4	3	2	1	0
RMAP =	1	I	1	I	I	I	I	I	I	
E9 <sub>H</sub>	MMCR2 Reset: 0U <sub>H</sub> Monitor Mode Control Register 2	Bit Field	EXBC_ P	EXBC	MBCO N_P	MBCO N	MMEP _P	MMEP	MMOD E	JENA
		Туре	W	rw	w	rwh	w	rwh	rh	rh
F1 <sub>H</sub>	MMCR Reset: 00 <sub>H</sub> Monitor Mode Control Register	Bit Field	MEXIT _P	MEXIT	MSTEP _P	MSTEP	MRAM S_P	MRAM S	TRF	RRF
		Туре	w	rwh	w	rw	w	rwh	rh	rh
F2 <sub>H</sub>	MMSR Reset: 00 <sub>H</sub> Monitor Mode Status Register	Bit Field	MBCA M	MBCIN	EXBF	SWBF	HWB3 F	HWB2 F	HWB1 F	HWB0 F
		Туре	rw	rh	rwh	rwh	rwh	rwh	rwh	rwh
F3 <sub>H</sub>	MMBPCR Reset: 00 <sub>H</sub> BreakPoints Control Register	Bit Field	SWBC	HW	B3C	HW	B2C	HWB1 C	HW	B0C
		Туре	rw	r	W	r	W	rw	n	N
F4 <sub>H</sub>	MMICR Reset: 00 <sub>H</sub> Monitor Mode Interrupt Control Register	Bit Field	DVECT	DRETR	(	)	MMUIE _P	MMUIE	RRIE_ P	RRIE
		Туре	rwh	rwh		r	w	rw	W	rw
F5 <sub>H</sub>	MMDR Reset: 00 <sub>H</sub> Monitor Mode Data Register	Bit Field	MMRR							
	Receive	Туре				r	h			
	Transmit	Bit Field				MN	1TR			
		Туре				١	V			
F6 <sub>H</sub>	HWBPSR Reset: 00 <sub>H</sub> Hardware Breakpoints Select Register	Bit Field		0		BPSEL _P		BPS	SEL	
		Туре		r		W		r	W	
F7 <sub>H</sub>	HWBPDR Reset: 00 <sub>H</sub>	Bit Field				HWI	3Pxx			
	Hardware Breakpoints Data Register	Туре	rw							



#### **Memory Organization**

## 3.5 Boot ROM Operating Mode

After a reset, the CPU will always start by executing the Boot ROM code which occupies the program memory address space  $0000_H - 1FFF_H$ . The Boot ROM start-up procedure will first switch the address space for the Boot ROM to  $C000_H - DFFF_H$ . Then remaining Boot ROM start-up procedure will be executed from  $C00X_H$ . This includes checking the latched values of pins MBC, TMS and P0.0 to enter the selected Boot ROM operating modes. Refer to **Chapter 7.2.3** for the selection of different Boot ROM operating modes. The memory organization of the XC866 shown in this document is after the Boot ROM address switch where the different operating modes are executed.

#### 3.5.1 User Mode

If (MBC, TMS, P0.0) = (1, 0, x), the Boot ROM will jump to program memory address  $0000_H$  to execute the user code in the Flash or ROM memory. This is the normal operating mode of the XC866.

#### 3.5.2 BootStrap Loader Mode

If (MBC, TMS, P0.0) = (0, 0, x), the software routines of the BootStrap Loader (BSL) located in the Boot ROM will be executed, allowing the XRAM and Flash memory (if available) to be programmed, erased and executed. Refer to **Chapter 4.6** for the different BSL working modes.

#### 3.5.3 OCDS Mode

If (MBC, TMS, P0.0) = (0, 1, 0), the OCDS mode will be entered for debugging program code. The OCDS hardware is initialized and a jump to program memory address  $0000_H$  is performed next. The user code in the Flash or ROM memory is executed and the debugging process may be started.

During the OCDS mode, the lowest 64 bytes  $(00_H - 3F_H)$  in the internal data memory address range may be alternatively mapped to the 64-byte monitor RAM or the internal data RAM.

#### 3.5.4 User JTAG Mode

If (MBC, TMS, P0.0) = (1, 1, 0), the Boot ROM will jump to program memory address  $0000_{\rm H}$  to execute the user code in the Flash or ROM memory. This is similar to the normal user mode described in **Section 3.5.1**, with the addition that the primary JTAG port is automatically configured to allow hot-attach.



# 4 Flash Memory

The XC866 has an embedded user-programmable non-volatile Flash memory that allows for fast and reliable storage of user code and data. It is operated with a single 2.5 V supply from the Embedded Voltage Regulator (EVR) and does not require additional programming or erasing voltage. The sectorization of the Flash memory allows each sector to be erased independently.

#### Features:

- In-System Programming (ISP) via UART
- In-Application Programming (IAP)
- Error Correction Code (ECC) for dynamic correction of single-bit errors
- Background program and erase operations for CPU load minimization
- Support for aborting erase operation
- 32-byte minimum program width
- 1-sector minimum erase width
- · 1-byte read access
- 3 × CCLK period read access time (inclusive of one wait state)



## 4.1 Flash Memory Map

The XC866 product family offers Flash devices with either 4 Kbytes, 8 Kbytes or 16 Kbytes of embedded Flash memory. The Flash devices have different configurations of Program Flash (P-Flash) bank(s) and a Data Flash (D-Flash) bank. The program memory map for the Flash sizes is shown in **Figure 4-1**.




Figure 4-1 Flash Memory Map

For XC866-1FR Flash device, D-Flash bank is mapped to both address range  $0000_{\rm H}-0$  FFF<sub>H</sub> and  $A000_{\rm H}-A$ FFF<sub>H</sub>, physically there is only one 4Kbytes Flash bank. For XC866-2FR Flash device, P-Flash bank 0 is available and occupies the lower part of the program memory address. For XC866-4FR Flash device, two additional P-Flash banks (1 and 2) are provided for storing user code:

- P-Flash bank 1 occupies the address range 1000<sub>H</sub> 1FFF<sub>H</sub>
- P-Flash bank 2 occupies 2000<sub>H</sub> 2FFF<sub>H</sub>

All devices in the XC866 product family (including ROM devices) offer a 4-Kbyte D-Flash bank, occupying the address region A000<sub>H</sub> – AFFF<sub>H</sub>.



#### 4.2 Flash Bank Sectorization

The XC866 Flash devices consist of two types of 4-Kbyte banks, namely Program Flash (P-Flash) bank and Data Flash (D-Flash) bank, with different sectorization as shown in **Figure 4-2**. Both types can be used for code and data storage. The label "Data" neither implies that the D-Flash is mapped to the data memory region, nor that it can only be used for data storage, but rather it is used to distinguish the different Flash bank sectorizations.




Figure 4-2 Flash Bank Sectorization

#### **Sector Partitioning in P-Flash:**

- One 3.75-Kbyte sector
- Two 128-byte sectors

#### **Sector Partitioning in D-Flash:**

- Two 1-Kbyte sectors
- Two 512-byte sectors
- Two 256-byte sectors
- Four 128-byte sectors

The internal structure of each Flash bank represents a sector architecture for flexible erase capability. The minimum erase width is always a complete sector, and sectors can be erased separately or in parallel. Contrary to standard EEPROMs, erased Flash memory cells contain 0s.



The D-Flash bank is divided into more physical sectors for extended erasing and reprogramming capability; even numbers for each sector size are provided to allow greater flexibility and the ability to adapt to a wide range of application requirements.

For example, the user's program can implement a buffer mechanism for each sector. Double copies of each data set can be stored in separate sectors of similar size to ensure that a backup copy of the data set is available in the event the actual data set is corrupted or erased.

Alternatively, the user can implement an algorithm for EEPROM emulation, which uses the D-Flash bank like a circular stack memory; the latest data updates are always programmed on top of the actual region. When the top of the sector is reached, all actual data (representing the EEPROM data) is copied to the bottom area of the next sector and the last sector is then erased. This round robin procedure, using multifold replications of the emulated EEPROM size, significantly increases the Flash endurance. To speed up data search, the RAM can be used to contain the pointer to the valid data set.



#### 4.3 Wordline Address

The wordline (WL) addresses of the P-Flash and D-Flash banks are given in Figure 4-3.




Figure 4-3 Flash Wordline Addresses



A WL address can be calculated as follow:

$$0000_{H} + 20_{H} \times n$$
, with  $0 \le n \le 127$  for P-Flash 0 [4.1]

$$1000_{H} + 20_{H} \times n$$
, with  $0 \le n \le 127$  for P-Flash 1 [4.2]

$$2000_{H} + 20_{H} \times n$$
, with  $0 \le n \le 127$  for P-Flash 2 [4.3]

$$A000_{H} + 20_{H} \times n$$
, with  $0 \le n \le 127$  for D-Flash [4.4]

Only one out of all the wordlines in the Flash banks can be programmed each time. The width of each WL is 32 bytes (minimum/maximum program width). Before programming can be done, the user must first write 32 bytes of data into the IRAM using 'MOV' instructions. Then, the BootStrap Loader (BSL) routine (see Section 4.6) or Flash program subroutine (see Section 4.7.1) will transfer this IRAM data to the corresponding write buffers of the targeted Flash bank. Once 32 bytes of data are assembled in the write buffers, the charge pump voltages are ramped up by a built-in program and erase state machine. Once the voltage ramping is completed, the volatile data content in the write buffers would have been stored into the non-volatile Flash cells along the selected WL. The WL is selected via the WL addresses shown in Figure 4-3. It is necessary to fill the IRAM with 32 bytes of data, otherwise the previous values stored in the write buffers will remain and be programmed into the WL.

For the P-Flash banks, a programmed WL must be erased before it can be reprogrammed again as the Flash cells can only withstand one gate disturb. This means that the entire sector containing the WL must be erased since it is impossible to erase a single WL.

For the D-Flash bank, the same WL can be programmed twice before erasing is required as the Flash cells are able to withstand two gate disturbs. This means if the number of data bytes that need to be written is smaller than the 32 bytes minimum programming width, the user can opt to program this number of data bytes (x; where x can be any integer from 1 to 31) first and program the remaining bytes (32-x) later. However, since the minimum programming width of D-Flash is always 32 bytes, the bytes that are unused in each programming cycle must be written with all zeros.

**Figure 4-4** shows an example of programming the same wordline twice with 16 bytes of data. In the first program cycle, the lower 16 bytes are written with valid data while the upper 16 bytes that do not contain meaningful data are written with all zeros. In the second program cycle, it will be opposite as now only the upper 16 bytes can be written with valid data and the lower 16 bytes, which already contain meaningful data, must be written with all zeros.






Figure 4-4 D-Flash Program

## 4.4 Operating Modes

The Flash operating modes for each bank are shown in Figure 4-5.




Figure 4-5 Flash Operating Modes

In general, the Flash operating modes are controlled by the BSL and Flash program/ erase subroutines (see Section 4.7).

Each Flash bank must be in ready-to-read mode before the program mode or sector(s) erase mode is entered. In the ready-to-read mode, the 32-byte write buffers for each Flash bank can be written and the memory cell contents read via CPU access. In the program mode, data in the 32-byte write buffers is programmed into the Flash memory cells of the targeted wordline.



The operating modes for each Flash bank are enforced by its dedicated state machine to ensure the correct sequence of Flash mode transition. This avoids inadvertent destruction of the Flash contents with a reasonably low software overhead. The state machine also ensures that a Flash bank is blocked (no read access possible) while it is being programmed or erased. At any time, a Flash bank can only be in ready-to-read, program or sector(s) erase mode. However, it is possible to program/erase one Flash bank while reading from another.

When the user sets bit PMCON0.PD = 1 to enter the system power-down mode, the Flash banks are automatically brought to its power-down state by hardware. Upon wake-up from system power-down, the Flash banks are brought to ready-to-read mode to allow access by the CPU.



#### 4.5 Error Detection and Correction


The 8-bit data from the CPU is encoded with an Error Correction Code (ECC) before being stored in the Flash memory. During a read access, data is retrieved from the Flash memory and decoded for dynamic error detection and correction.

The correction algorithm (hamming code) has the capability to:


- · Detect and correct all 1-bit errors
- · Detect all 2-bit errors, but cannot correct

No distinction is made between a corrected 1-bit error (result is valid) and an uncorrected 2-bit error (result is invalid). In both cases, an ECC non-maskable interrupt (NMI) event is generated; bit FNMIECC in register NMISR is set, and if enabled via NMICON.NMIECC, an NMI to the CPU is triggered. The 16-bit Flash address at which the ECC error occurs is stored in the system control SFRs FEAL and FEAH, and can be accessed by the interrupt service routine to determine the Flash bank/sector in which the error occurred.

FEAL Flash Error Address Register Low



# FEAH Flash Error Address Register High



Field	Bits	Type	Description
ECCERRADDR	[7:0] of FEAL, [7:0] of FEAH	rh	ECC Error Address Value



## 4.6 In-System Programming

In-System Programming (ISP) of the Flash memory is supported via the Boot ROM-based BootStrap Loader (BSL), allowing a blank microcontroller device mounted onto an application board to be programmed with the user code, and also a previously programmed device to be erased then reprogrammed without removal from the board. This feature offers ease-of-use and versatility for the embedded design.

ISP is supported through the microcontroller's serial interface (UART) which is connected to the personal computer host via the commonly available RS-232 serial cable. The BSL mode is selected if the latched values of the MBC and TMS pins are 0 after power-on or hardware reset. The BSL routine will first perform an automatic synchronization with the transfer speed (baud rate) of the serial communication partner (personal computer host). Communication between the BSL routine and the host is done via a simple transfer protocol; information is sent from the host to the microcontroller in blocks with specified block structure, and the BSL routine acknowledges the received data by returning a single acknowledge or error byte. User can program, erase or execute the P-Flash and D-Flash banks.

The available working modes include:

- · Transfer user program from host to Flash
- Execute user program in Flash
- Erase Flash sector(s) from the same or different bank(s)

See Chapter 15 for the details of the BSL.



## 4.7 In-Application Programming

In some applications, the Flash contents may need to be modified during program execution. In-Application Programming (IAP) is supported so that users can program or erase the Flash memory from their Flash user program by calling some special subroutines. The Flash subroutines will first perform some checks and an initialization sequence before starting the program or erase operation. A manual check on the Flash data is necessary to determine if the programming or erasing was successful via using the 'MOVC' instruction to read out the Flash contents. Other special subroutines include aborting the Flash erase operation and checking the Flash bank ready-to-read status.

## 4.7.1 Flash Programming

Each call of the Flash program subroutine allows the programming of 32 bytes of data into the selected wordline (WL) of the Flash bank. Before calling the Flash program subroutine, the user must ensure that the 32-byte WL contents are stored incrementally in the IRAM, starting from the address specified in R0 of Register Bank 3. In addition, the input DPTR must contain a valid Flash WL address (WL addresses of a protected Flash bank are considered invalid).

## Flash Program Subroutine Type 1

If valid inputs have been set up, calling the subroutine begins flash programming. The subroutine exits and returns to the user code, while the target Flash bank is still in program mode, and is not accessible by user code.

The user code continues execution until the Flash NMI event is generated; bit FNMIFLASH in register NMISR is set, and if enabled via NMIFLASH, an NMI to the CPU is triggered to enter the Flash NMI service routine. At this point, the Flash bank is in ready-to-read mode.

Table 4-1 Flash Program Subroutine Type 1

Subroutine	DFF6 <sub>H</sub> : FSM_PROG
Input	DPTR (DPH, DPL <sup>1)</sup> ): Flash WL address
	R0 of Register Bank 3 (IRAM address 18 <sub>H</sub> ): IRAM start address for 32-byte Flash data
	32-byte Flash data
	Flash NMI (NMICON.NMIFLASH) is enabled (1) or disabled (0)



Table 4-1 Flash Program Subroutine (cont'd)Type 1

Output	<ul> <li>PSW.CY:</li> <li>0 = Flash programming is in progress</li> <li>1 = Flash programming is not started</li> <li>Flag FNMIFLASH will be set when Flash programming has successfully completed.</li> </ul>
	DPTR is incremented by 20 <sub>H</sub> <sup>2)</sup>
Stack size required	12
Resource used/	ACC, B, SCU_PAGE
destroyed	R0 – R7 of Register Bank 3 (IRAM address 18 <sub>H</sub> – 1F <sub>H</sub> ) (8 bytes)
	IRAM address 36 <sub>H</sub> – 3D <sub>H</sub> (8 bytes)

<sup>1)</sup> The last 5 LSB of the DPL is 0 for an aligned WL address, for e.g.  $00_{H}$ ,  $20_{H}$ ,  $40_{H}$ ,  $60_{H}$ ,  $80_{H}$ ,  $A0_{H}$ ,  $C0_{H}$  and  $E0_{H}$ .

Note: For the Flash programming of XC866-2FR and XC866-4FR devices, only Flash Program Subroutine Type 1 is allowed.

Note: To ensure compatibility between XC866-2FR and XC866-4FR and ROM devices, Flash Program Subroutine Type 1 must be used.

### Flash Program Subroutine Type 2

This routine will wait until Flash programming is completed before the user code can continue its execution. Therefore, background programming is not supported. This type of routine can be used to program the Flash bank where the user code is in execution. The Flash cannot be in both program mode and read mode at the same time. It can also be used for programming the Flash bank where the interrupt vectors are defined as interrupts cannot be handled when the Flash is in program mode.

Table 4-2 Flash Program Subroutine Type 2

Subroutine	DFDB <sub>H</sub> : FSM_PROG_NO_BG
Input	DPTR (DPH, DPL <sup>1)</sup> ): Flash WL address
	R0 of Register Bank 3 (IRAM address 18 <sub>H</sub> ): IRAM start address for 32-byte Flash data
	32-byte Flash data
	All interrupts including NMI must be disabled (0) Set SFR NMISR = 00 <sub>H</sub> .

<sup>2)</sup> DPTR is only incremented by 20<sub>H</sub> when PSW.CY is 0.



Table 4-2 Flash Program Subroutine (cont'd)Type 2

Output	<ul> <li>PSW.CY:         <ul> <li>Flash programming is successful</li> <li>Flash programming is not successful due to:Flash Protection Mode 1 is enabled, or NMI has occurred</li> </ul> </li> <li>Flag FNMIFLASH is cleared by this routine before return to user code.</li> <li>DPTR is incremented by 20<sub>H</sub><sup>2)</sup></li> </ul>
Stack size required	15
Resource used/	ACC, B, SCU_PAGE
destroyed	R0 – R7 of Register Bank 3 (IRAM address 18 <sub>H</sub> – 1F <sub>H</sub> ) (8 bytes)
	IRAM address 36 <sub>H</sub> – 3D <sub>H</sub> (8 bytes)

 $<sup>^{1)}~</sup>$  The last 5 LSB of the DPL is 0 for an aligned WL address, for e.g.  $00_{\rm H},\,20_{\rm H},\,40_{\rm H},\,60_{\rm H},\,80_{\rm H},\,A0_{\rm H},\,C0_{\rm H}$  and E0  $_{\rm H}$ 

Note: For the Flash programming of XC866-1FR device, Flash Program Subroutine Type 2 is allowed. The users can also use Flash Program Subroutine Type 1 if it is called from XRAM.

<sup>&</sup>lt;sup>2)</sup> DPTR is only incremented by 20<sub>H</sub> when PSW.CY is 0.



## 4.7.2 Flash Erasing

Each call of the Flash erase subroutine allows the user to select one sector or a combination of several sectors for erase. Before calling the Flash erase subroutine, the user must ensure that R3 to R7 of Register Bank 3 are set accordingly. Also, protected Flash banks should not be targeted for erase.

#### Flash Erase Subroutine Type 1

If valid inputs have been set up, calling the subroutine begins flash erasing. The subroutine exits and returns to the user code, while the target Flash bank is still in erase mode, and is not accessible by user code.

The user code continues execution until the Flash NMI event is generated; bit FNMIFLASH in register NMISR is set, and if enabled via NMIFLASH, an NMI to the CPU is triggered to enter the Flash NMI service routine. At this point, all Flash banks are in ready-to-read mode.

Table 4-3 Flash Erase Subroutine Type 1

Subroutine	DFF9 <sub>H</sub> : FLASH_ERASE
Input <sup>1)</sup>	R3 of Register Bank 3 (IRAM address 1B <sub>H</sub> ): Select sector(s) to be erased for D-Flash bank. LSB represents sector 0, MSB represents sector 7.
	R4 of Register Bank 3 (IRAM address 1C <sub>H</sub> ): Select sector(s) to be erased for D-Flash bank. LSB represents sector 8, bit 1 represents sector 9.
	R5 of Register Bank 3 (IRAM address 1D <sub>H</sub> ): Select sector(s) to be erased for P-Flash Bank 0. LSB represents sector 0, bit 2 represents sector 2.
	R6 of Register Bank 3 (IRAM address 1E <sub>H</sub> ): Select sector(s) to be erased for P-Flash Bank 1. LSB represents sector 0, bit 2 represents sector 2.
	R7 of Register Bank 3 (IRAM address 1F <sub>H</sub> ): Select sector(s) to be erased for P-Flash Bank 2. LSB represents sector 0, bit 2 represents sector 2.
	Flash NMI (NMICON.NMIFLASH) is enabled (1) or disabled (0)
	MISC_CON.DFLASHEN <sup>2)</sup> bit = 1



Table 4-3 Flash Erase Subroutine (cont'd)Type 1

Output	<ul> <li>PSW.CY:</li> <li>0 = Flash erasing is in progress</li> <li>1 = Flash erasing is not started</li> <li>Flag FNMIFLASH will be set when Flash erasing has successfully completed.</li> </ul>
Stack size required	10
Resource used/	ACC, B, SCU_PAGE
destroyed	R0 – R7 of Register Bank 3 (IRAM address 18 <sub>H</sub> – 1F <sub>H</sub> ) (8 bytes)
	IRAM address 36 <sub>H</sub> – 3D <sub>H</sub> (8 bytes)

<sup>1)</sup> The inputs should be set as 0 if the sector(s) of the bank(s) is/are not to be selected for erasing.

Note: For the Flash erasing of XC866-2FR and XC866-4FR devices, only Flash Erase Subroutine Type 1 is allowed.

Note: To ensure compatibility between XC866-2FR and XC866-4FR and ROM devices, Flash Erase Subroutine Type 1 must be used.

#### Flash Erase Subroutine Type 2

This routine will wait until Flash erasing is completed before the user code can continue its execution. Therefore, background erasing is not supported. This type of routine can be used to erase the Flash bank where the user code is in execution. The Flash cannot be in both erase mode and read mode at the same time. It can also be used for erasing the Flash bank where the interrupt vectors are defined as interrupts cannot be handled when the Flash is in erase mode.

This routine will be aborted if the FNMIVDDP, FNMIVDD or FNMIPLL flag is set while they are being polled for error by the routine.

Note: For the Flash erasing of XC866-1FR device, Flash Erase Subroutine Type 2 is allowed. The users can also use Flash Erase Subroutine Type 1 if it is called from XRAM.

<sup>2)</sup> When Flash Protection Mode 0 is enabled, in order to erase D-Flash bank, DFLASHEN bit needs to be set.



Table 4-4 Flash Erase Subroutine Type 2

	Ţ
Subroutine	DFDE <sub>H</sub> : FLASH_ERASE_NO_BG
Input <sup>1)</sup>	R3 of Register Bank 3 (IRAM address 1B <sub>H</sub> ): Select sector(s) to be erased for the Flash bank. LSB represents sector 0, MSB represents sector 7.
	R4 of Register Bank 3 (IRAM address 1C <sub>H</sub> ): Select sector(s) to be erased for the Flash bank. LSB represents sector 8, bit 1 represents sector 9.
	All interrupts including NMI must be disabled (0). SET SFR NMISR = $00_{H}$ .
	MISC_CON.DFLASHEN <sup>2)</sup> bit = 1
Output	• PSW.CY:
	0 = Flash erasing is successful
	1 = Flash erasing is not successful due to: MISC_CON.DFLASHEN bit is not set when Flash Protection Mode 0 is enabled, or Flash Protection Mode 1 is enabled, or NMI has occurred <sup>3)</sup> .
	Flag FNMIFLASH is cleared by this routine before return to user code.
Stack size required	13
Resource used/	ACC, B, SCU_PAGE
destroyed	R0 – R7 of Register Bank 3 (IRAM address 18 <sub>H</sub> – 1F <sub>H</sub> ) (8 bytes)
	IRAM address 36 <sub>H</sub> – 3D <sub>H</sub> (8 bytes)

<sup>1)</sup> The inputs should be set as 0 if the sector(s) of the bank is/are not to be selected for erasing.

<sup>&</sup>lt;sup>2)</sup> When Flash Protection Mode 0 is enabled, in order to erase D-Flash bank, DFLASHEN bit needs to be set. If DFLASHEN is not set, PSW.CY will be set to 1.

<sup>3)</sup> NMISR is checked for critical NMI events, namely NMIVDDP, NMIVDD, and NMIPLL.

## 4.7.3 Aborting Flash Erase

Each complete erase operation on a Flash bank requires approximately 100 ms, during which read and program operations on the Flash bank cannot be performed. For the XC866, provision has been made to allow an on-going erase operation to be interrupted so that higher priority tasks such as reading/programming of critical data from/to the Flash bank can be performed. Hence, erase operations on selected Flash bank sector(s) may be aborted to allow data in other sectors to be read or programmed. To minimize the effect of aborted erase on the Flash data retention/cycling and to guarantee data reliability, the following points must be noted for each Flash bank:

- An erase operation cannot be aborted earlier than 5 ms after it starts.
- Maximum of two consecutive aborted erase (without complete erase in-between) are allowed on each sector.
- Complete erase operation (approximately 100 ms) is required and initiated by userprogram after a single or two consecutive aborted erase as data in relevant sector(s) is corrupted.
- For the specified cycling time, each aborted erase constitutes one program/erase cycling.
- Maximum allowable number of aborted erase for each D-Flash sector during lifetime is 2500.

The Flash erase abort subroutine call cannot be performed anytime within 5 ms after the erase operation has started. This is a strict requirement that must be ensured by the user. Otherwise, the erase operation cannot be aborted. A successful abort action is indicated by a Flash NMI event; bit FNMIFLASH in register NMISR is set, and if enabled via NMICON.NMIFLASH, an NMI to the CPU is triggered to enter the Flash NMI service routine. At this point, all Flash banks are in ready-to-read mode.

Note: This Flash Erase Abort subroutine is only applicable for Flash Erase Subroutine Type 1. It is not supported in Flash Erase Subroutine Type 2.

Table 4-5 Flash Erase Abort Subroutine

Subroutine	DFF3 <sub>H</sub> : FLASH_ERASE_ABORT	
Input	P-Flash bank(s) or D-Flash bank is/are in erase mode	
	Flash NMI (NMICON.NMIFLASH) is enabled (1) or disabled (0)	
Output	PSW.CY: 0 = Flash erase abort is in progress 1 = Flash erase abort is not started	
Stack size required	5	
Resource used/ destroyed	ACC	



#### 4.7.4 Flash Bank Read Status

Each call of the Flash bank read status subroutine allows the checking of ready-to-read status of the Flash bank. Before calling this subroutine, the user must ensure that the ACC SFR is set accordingly.

Table 4-6 Flash Bank Read Status Subroutine

Subroutine	DFF0 <sub>H</sub> : FLASH_READ_STATUS
Input	ACC: Select desired Flash bank for ready-to-read status. $00_H = P$ -Flash Bank $0$ $01_H = P$ -Flash Bank $1$ $02_H = P$ -Flash Bank $2$ $03_H = D$ -Flash Bank Others = Invalid <sup>1)</sup>
Output	PSW.CY: 0 = Flash bank is not in ready-to-read mode 1 = Flash bank is in ready-to-read mode
Stack size required	5
Resource used/ destroyed	ACC

<sup>1)</sup> For invalid ACC input, PSW.CY will be 0.



# 5 Interrupt System

The XC800 Core supports one non-maskable interrupt (NMI) and 14 maskable interrupt requests. In addition to the standard interrupt functions supported by the core, e.g., configurable interrupt priority and interrupt masking, the XC866 interrupt system provides extended interrupt support capabilities such as the mapping of each interrupt vector to several interrupt sources to increase the number of interrupt sources supported, and additional status registers for detecting and identifying the interrupt source.

The XC866 supports 14 interrupt vectors with four priority levels. Ten of these interrupt vectors are assigned to the on-chip peripherals: Timer 0, Timer 1, UART, ADC, SSC and the Capture/Compare Unit (four interrupt sources) are each assigned one dedicated interrupt vector; Timer 2, Fractional Divider and LIN share one dedicated interrupt vector. In addition, four interrupt vectors are assigned to the external interrupts. External interrupts 0 to 2 are each assigned one dedicated interrupt vector; external interrupt 3 to 6 share one interrupt vector.

The Non-Maskable Interrupt (NMI) is similar to regular interrupts, except it has the highest priority (over other regular interrupts) when addressing important system events. In the XC866, any one of the following six events can generate an NMI:

- · WDT prewarning has occurred
- The PLL has lost the lock to the external crystal
- Flash operation has completed (program, erase or aborted erase)
- VDD is below the prewarning voltage level (2.3 V)
- VDDP is below the prewarning voltage level (4.0 V if the external power supply is 5.0 V)
- Flash ECC error has occurred

Figure 5-1 to Figure 5-4 give a general overview of the interrupt sources and nodes, and their corresponding control and status flags.

Figure 5-5 gives the corresponding overview for the NMI sources.






Figure 5-1 Interrupt Request Sources (Part 1)






Figure 5-2 Interrupt Request Sources (Part 2)






Figure 5-3 Interrupt Request Sources (Part 3)






Figure 5-4 Interrupt Request Sources (Part 4)






Figure 5-5 Non-Maskable Interrupt Request Sources

#### 5.1 Interrupt Structure

An interrupt event source may be generated from the on-chip peripherals or from external. Detection of interrupt events is controlled by the respective on-chip peripherals. Interrupt status flags are available for determining which interrupt event has occurred, especially useful for an interrupt node which is shared by several event sources. Each interrupt node has a global enable/disable bit. In most cases, additional enable bits are provided for enabling/disabling particular interrupt events.

In general, the XC866 has two interrupt structures distinguished mainly by the manner in which the pending interrupt request (one per interrupt vector/source going directly to the core) is generated (due to the events) and cleared.

Common among these two interrupt structures is the interrupt masking bit, EA, which is used to globally enable or disable all interrupt requests (except NMI) to the core. Resetting bit EA to 0 only masks the pending interrupt requests from the core, but does not block the capture of incoming interrupt requests.

#### 5.1.1 Interrupt Structure 1




Figure 5-6 Interrupt Structure 1

For interrupt structure 1 in **Figure 5-6**, the interrupt event will set the interrupt status flag which doubles as a pending interrupt request to the core. An active pending interrupt request will interrupt the core only if its corresponding interrupt source is enabled. Once an interrupt source is serviced (interrupt acknowledged), its pending interrupt request (represented by the interrupt status flag) may be automatically cleared by hardware (the core).

For the XC866, interrupt sources Timer 0, Timer 1, external interrupt 0 and external interrupt 1 will have their respective interrupt status flags TF0, TF1, IE0 and IE1 in register TCON cleared by the core once their corresponding pending interrupt request is



serviced. In the case that an interrupt node is disabled (e.g., polling is used), its interrupt status flag must be cleared by software since the core will not be interrupted (and therefore the interrupt acknowledge is not generated). For the UART, interrupt status flags RI and TI in register SCON will not be cleared by the core even when its pending interrupt request is serviced. The UART interrupt status flags (and hence the pending interrupt request) can only be cleared by software.

## 5.1.2 Interrupt Structure 2




Figure 5-7 Interrupt Structure 2

For interrupt structure 2 in **Figure 5-7**, the interrupt status flag and the pending interrupt request are independent. This structure applies to the Timer 2, LIN, external interrupts 2 to 6, ADC, SSC and CCU6 interrupt sources. An interrupt event generated by its corresponding interrupt source will set the interrupt status flag, and in parallel generate a pending interrupt request to the core only if the interrupt node is enabled. An active pending interrupt request interrupts the core and is automatically cleared by hardware (the core) once the interrupt source is serviced (interrupt acknowledged); the interrupt flag remains set and must be cleared by software.

Besides the core, the internally latched pending interrupt request can also be cleared indirectly by resetting the interrupt node enable bit to 0. This is unlike interrupt structure 1 where the pending interrupt request is cleared directly by resetting the interrupt status flag. Hence, the interrupt node enable bit in interrupt structure 2 serves a dual function: to enable/disable the generation of pending interrupt request, and to clear an already generated pending interrupt request (by resetting enable bit to 0).

Generally, several interrupt status flags may be implemented for an interrupt node to distinguish the various interrupt events. Similarly, additional enable bits may also be provided for enabling/disabling the different interrupt events for each source.



For the XC866, an interrupt source masking bit, EA, is available to globally block all pending interrupt requests (except NMI) from the core. Resetting bit EA to 0 only masks the pending interrupt requests from the core. The original status of the pending interrupt requests remains unaffected.

Generation of the interrupt events is controlled by the respective on-chip peripherals and detection circuitries (e.g., for the external interrupts).

Note: Interrupt structure 2 applies to the NMI, with the exclusion of EA bit.



## 5.2 Interrupt Source and Vector

Each interrupt event source has an associated interrupt vector address for the interrupt node it belongs to. This vector is accessed to service the corresponding interrupt node request. The interrupt service of each interrupt node can be individually enabled or disabled via an enable bit. The assignment of the XC866 interrupt sources to the interrupt vector addresses and the corresponding interrupt node enable bits are summarized in **Table 5-1**.

**Table 5-1** Interrupt Vector Addresses

Interrupt Node	Vector Address	Assignment for XC866	Enable Bit	SFR
NMI	0073 <sub>H</sub>	Watchdog Timer NMI	NMIWDT	NMICON
		PLL NMI	NMIPLL	
		Flash NMI	NMIFLASH	
		VDDC Prewarning NMI	NMIVDD	
		VDDP Prewarning NMI	NMIVDDP	
		Flash ECC NMI	NMIECC	
XINTR0	0003 <sub>H</sub>	External Interrupt 0	EX0	IEN0
XINTR1	000B <sub>H</sub>	Timer 0	ET0	
XINTR2	0013 <sub>H</sub>	External Interrupt 1	EX1	
XINTR3	001B <sub>H</sub>	Timer 1	ET1	
XINTR4	0023 <sub>H</sub>	UART	ES	
XINTR5	002B <sub>H</sub>	Timer 2	ET2	
		Fractional Divider (Normal Divider Overflow)		
		LIN		



**Table 5-1** Interrupt Vector Addresses (cont'd)

XINTR6	0033 <sub>H</sub>	ADC	EADC	IEN1
XINTR7	003B <sub>H</sub>	SSC	ESSC	
XINTR8	0043 <sub>H</sub>	External Interrupt 2	EX2	
XINTR9	004B <sub>H</sub>	External Interrupt 3	EXM	
		External Interrupt 4		
		External Interrupt 5		
		External Interrupt 6		
XINTR10	0053 <sub>H</sub>	CCU6 INP0	ECCIP0	
XINTR11	005B <sub>H</sub>	CCU6 INP1	ECCIP1	
XINTR12	0063 <sub>H</sub>	CCU6 INP2	ECCIP2	
XINTR13	006B <sub>H</sub>	CCU6 INP3	ECCIP3	



Reset Value: 00<sub>H</sub>

### 5.3 Interrupt Register Description

Interrupt registers are used for interrupt node enable, external interrupt control, interrupt flags and interrupt priority setting.

### 5.3.1 Interrupt Node Enable Registers

Each interrupt node can be individually enabled or disabled by setting or clearing the corresponding bit in the interrupt enable registers IEN0 or IEN1. Register IEN0 also contains the global interrupt masking bit (EA), which can be cleared to block all pending interrupt requests at once.

The NMI interrupt vector is shared by a number of sources, each of which can be enabled or disabled individually via register NMICON.

After reset, the enable bits in IEN0, IEN1 and NMICON are cleared to 0. This implies that all interrupt sources are disabled by default.

IEN0
Interrupt Enable Register 0

7	6	5	4	3	2	1	0
EA	0	ET2	ES	ET1	EX1	ET0	EX0
rw	r	rw	rw	rw	rw	rw	rw

Field	Bits	Туре	Description
EX0	0	rw	Interrupt Node XINTR0 Enable  0 XINTR0 is disabled
ET0	1	rw	1 XINTR0 is enabled Interrupt Node XINTR1 Enable 0 XINTR1 is disabled
EX1	2	rw	1 XINTR1 is enabled Interrupt Node XINTR2 Enable 0 XINTR2 is disabled
			1 XINTR2 is enabled
ET1	3	rw	<ul><li>Interrupt Node XINTR3 Enable</li><li>0 XINTR3 is disabled</li><li>1 XINTR3 is enabled</li></ul>
ES	4	rw	Interrupt Node XINTR4 Enable 0 XINTR4 is disabled 1 XINTR4 is enabled



Reset Value: 00<sub>H</sub>

Field	Bits	Туре	Description	
ET2	5	rw	Interrupt Node XINTR5 Enable  0 XINTR5 is disabled  1 XINTR5 is enabled	
EA	7	rw	Global Interrupt Mask  O All pending interrupt requests (except NMI) are blocked from the core.  Pending interrupt requests are not blocked from the core.	
0	6	r	Reserved Returns 0 if read; should be written with 0.	

# IEN1 Interrupt Enable Register 1

7 6 5 4 3 2 1 0 ECCIP3 ECCIP2 ECCIP1 ECCIP0 **EXM** EX2 **ESSC EADC** rw rw rw rw rw rw rw rw

Field	Bits	Туре	Description
EADC	0	rw	Interrupt Node XINTR6 Enable
			0 XINTR6 is disabled
			1 XINTR6 is enabled
ESSC	1	rw	Interrupt Node XINTR7 Enable
			0 XINTR7 is disabled
			1 XINTR7 is enabled
EX2	2	rw	Interrupt Node XINTR8 Enable
			0 XINTR8 is disabled
			1 XINTR8 is enabled
EXM	3	rw	Interrupt Node XINTR9 Enable
			0 XINTR9 is disabled
			1 XINTR9 is enabled
ECCIP0	4	rw	Interrupt Node XINTR10 Enable
			0 XINTR10 is disabled
			1 XINTR10 is enabled



Reset Value: 00<sub>H</sub>

Field	Bits	Туре	Description	
ECCIP1	5	rw	Interrupt Node XINTR11 Enable  0 XINTR11 is disabled  1 XINTR11 is enabled	
ECCIP2	6	rw	Interrupt Node XINTR12 Enable 0 XINTR12 is disabled 1 XINTR12 is enabled	
ECCIP3	7	rw	Interrupt Node XINTR13 Enable  0 XINTR13 is disabled  1 XINTR13 is enabled	

## NMICON NMI Control Register

7	6	5	4	3	2	1	0
0	NMIECC	NMIVDDP	NMIVDD	NMIOCDS	NMI- FLASH	NMIPLL	NMIWDT
r	r\A/	r\A/	r\A/	r\A/	r\A/	r\A/	r\A/

Field	Bits	Туре	Description
NMIWDT	0	rw	Watchdog Timer NMI Enable 0 WDT NMI is disabled. 1 WDT NMI is enabled.
NMIPLL	1	rw	PLL Loss of Lock NMI Enable  0 PLL Loss of Lock NMI is disabled.  1 PLL Loss of Lock NMI is enabled.
NMIFLASH	2	rw	Flash NMI Enable 0 Flash NMI is disabled. 1 Flash NMI is enabled.
NMIOCDS	3	rw	OCDS NMI Enable 0 OCDS NMI is disabled. 1 Reserved.
NMIVDD	4	rw	VDD Prewarning NMI Enable 0 VDD NMI is disabled. 1 VDD NMI is enabled.



Field	Bits	Туре	Description
NMIVDDP	5	rw	VDDP Prewarning NMI Enable  0 VDDP NMI is disabled.  1 VDDP NMI is enabled.
			Note: When the external power supply is 3.3 V, the user must disable NMIVDDP.
NMIECC	6	rw	ECC NMI Enable 0 ECC NMI is disabled. 1 ECC NMI is enabled.
0	7	r	Reserved Returns 0 if read; should be written with 0.


### 5.3.2 External Interrupt Control Registers

The seven external interrupts, EXT\_INT[6:0], are driven into the XC866 from the PORTs. External interrupts can be positive, negative, or double edge triggered. Registers EXICON0 and EXICON1 specify the active edge for the external interrupt. Among the external interrupts, external interrupt 0 and external interrupt 1 can be selected without edge detection for direct feedthrough to the core. This signal to the core can be further programmed to either low-level or negative transition activated, by the bits IT0 and IT1 in the TCON register. In addition to the corresponding interrupt node enable, each external interrupt 2 to 6 may be disabled individually.

If the external interrupt is positive (negative) edge triggered, the external source must hold the request pin low (high) for at least one CCLK cycle, and then hold it high (low) for at least one CCLK cycle to ensure that the transition is recognized. If edge detection is bypassed for external interrupt 0 and external interrupt 1, the external source must hold the request pin "high" or "low" for at least two CCLK cycles.

External interrupt 0 support alternative input pin, selected via bit MODPISEL.EXINTOIS. When switching inputs, the active edge/level trigger select and the level on the associated pins should be considered to prevent unintentional interrupt generation.

# EXICON0 External Interrupt Control Register 0




Reset Value: 00H



Field	Bits	Type	Description
EXINT0	[1:0]	rw	External Interrupt 0 Trigger Select  00 Interrupt on falling edge  01 Interrupt on rising edge  10 Interrupt on both rising and falling edges  11 Bypass the edge detection. The interrupt request signal directly feeds to the core.
EXINT1	[3:2]	rw	External Interrupt 1 Trigger Select  00 Interrupt on falling edge  01 Interrupt on rising edge  10 Interrupt on both rising and falling edges  11 Bypass the edge detection. The interrupt request signal directly feeds to the core.
EXINT2	[5:4]	rw	External Interrupt 2 Trigger Select  00 Interrupt on falling edge  01 Interrupt on rising edge  10 Interrupt on both rising and falling edges  11 External interrupt 2 is disabled
EXINT3	[7:6]	rw	External Interrupt 3 Trigger Select  00 Interrupt on falling edge  01 Interrupt on rising edge  10 Interrupt on both rising and falling edges  11 External interrupt 3 is disabled

#### **EXICON1**

# **External Interrupt Control Register 1**



Field	Bits	Туре	Description		
EXINT4	[1:0]	rw	External Interrupt 4 Trigger Select		
			00 Interrupt on falling edge		
			01 Interrupt on rising edge		
			10 Interrupt on both rising and falling edges		
			11 External interrupt 4 is disabled		


Reset Value: 00<sub>H</sub>



Reset Value: 00<sub>H</sub>

Field	Bits	Type	Description	
EXINT5	[3:2]	rw	External Interrupt 5 Trigger Select  00 Interrupt on falling edge  01 Interrupt on rising edge  10 Interrupt on both rising and falling edges  11 External interrupt 5 is disabled	
EXINT6	[5:4]	rw	External Interrupt 6 Trigger Select  00 Interrupt on falling edge  01 Interrupt on rising edge  10 Interrupt on both rising and falling edges  11 External interrupt 6 is disabled	
0	[7:6]	r	Reserved Returns 0 if read; should be written with 0.	

# MODPISEL Peripheral Input Select Register



## The functions of the shaded bits are not described here

Field	Bits	Туре	Description	
EXINT0IS	1	rw	External Interrupt 0 Input Select  0 External Interrupt Input EXINTO_0 is selected.  1 External Interrupt Input EXINTO_1 is selected.	
0	[3:2], [7:6]	r	Reserved Returns 0 if read; should be written with 0.	



#### **TCON**

Ti	mer and	Counter 0	Control/Sta	atus Regis	ter		Reset \	Value: 00 <sub>H</sub>
	7	6	5	4	3	2	1	0

	O	O	-	O	_	•	O
TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0
rwh	rw	rwh	rw	rwh	rw	rwh	rw



#### The functions of the shaded bits are not described here

Field	Bits	Туре	Description
IT0	0	rw	External Interrupt 0 Level/Edge Trigger Control Flag  0 Low level triggered external interrupt 0 is selected.  1 Falling edge triggered external interrupt 0 is selected.
IT1	2	rw	External Interrupt 1 Level/Edge Trigger Control Flag  0 Low level triggered external interrupt 1 is selected.  1 Falling edge triggered external interrupt 1 is selected.



Reset Value: 00<sub>H</sub>

## 5.3.3 Interrupt Flag Registers

The interrupt flags for the different interrupt sources are located in several Special Function Registers (SFRs). This section details the locations and meanings of these interrupt flags.

## IRCON0 Interrupt Request Register 0

7	6	5	4	3	2	1	0
0	EXINT6	EXINT5	EXINT4	EXINT3	EXINT2	EXINT1	EXINT0
 r	rwh						

Field	Bits	Туре	Description
EXINTx (x = 0 - 6)	[6:0]	rwh	Interrupt Flag for External Interrupt x This bit is set by hardware and can only be cleared by software.  0 External interrupt event x has not occured. 1 External interrupt event x has occured.
0	7	r	Reserved Returns 0 if read; should be written with 0.



Reset Value: 00<sub>H</sub>


# IRCON1 Interrupt Request Register 1

7	6	5	4	3	2	1	0
	0	1	ADCSRC1	ADCSRC0	RIR	TIR	EIR
	r	•	rwh	rwh	rwh	rwh	rwh

Field	Bits	Туре	Description
EIR	0	rwh	Error Interrupt Flag for SSC  This bit is set by hardware and can only be cleared by software.  O Interrupt event has not occurred.  Interrupt event has occurred.
TIR	1	rwh	Transmit Interrupt Flag for SSC  This bit is set by hardware and can only be cleared by software.  0 Interrupt event has not occurred.  1 Interrupt event has occurred.
RIR	2	rwh	Receive Interrupt Flag for SSC  This bit is set by hardware and can only be cleared by software.  O Interrupt event has not occurred.  Interrupt event has occurred.
ADCSRC0	3	rwh	Interrupt Flag 0 for ADC This bit is set by hardware and can only be cleared by software.  0 Interrupt event has not occurred. 1 Interrupt event has occurred.
ADCSRC1	4	rwh	Interrupt Flag 1 for ADC This bit is set by hardware and can only be cleared by software.  0 Interrupt event has not occurred. 1 Interrupt event has occurred.
0	[7:5]	r	Reserved Returns 0 if read; should be written with 0.



## TCON





#### The functions of the shaded bits are not described here

Field	Bits	Туре	Description
IE0	1	rwh	External Interrupt 0 Flag Set by hardware when external interrupt 0 event is detected. Cleared by hardware when processor vectors to interrupt routine. Can also be cleared by software.
IE1	3	rwh	External Interrupt 1 Flag Set by hardware when external interrupt 1 event is detected. Cleared by hardware when processor vectors to interrupt routine. Can also be cleared by software.
TF0	5	rwh	Timer 0 Overflow Flag Set by hardware on Timer 0 overflow. Cleared by hardware when processor vectors to interrupt routine. Can also be cleared by software.
TF1	7	rwh	Timer 1 Overflow Flag Set by hardware on Timer 1 overflow. Cleared by hardware when processor vectors to interrupt routine. Can also be cleared by software.



Reset Value: 00<sub>H</sub>

7	6	5	4	3	2	1	0
SM0	SM1	SM2	REN	TB8	RB8	I	RI
rw	rw	rw	rw	rw	rwh	rwh	rwh

#### The functions of the shaded bits are not described here

Field	Bits	Type	Description
RI	0	rwh	Serial Interface Receiver Interrupt Flag Set by hardware if a serial data byte has been received. Must be cleared by software.
TI	1	rwh	Serial Interface Transmitter Interrupt Flag Set by hardware at the end of a serial data transmission. Must be cleared by software.

## NMISR

NMI Status Register

Reset Value: 00<sub>H</sub>

7	6	5	4	3	2	1	Ü
0	FNMIECC	FNMI VDDP	FNMI VDD	FNMI- OCDS	FNMI- FLASH	FNMIPLL	FNMIWDT
 r	rwh	rwh	rwh	rwh	rwh	rwh	rwh

Field	Bits	Type	Description
FNMIWDT	0	rwh	Watchdog Timer NMI Flag  0 No Watchdog Timer NMI has occurred.  1 Watchdog Timer prewarning has occurred.
FNMIPLL	1	rwh	PLL NMI Flag  0 No PLL NMI has occurred.  1 PLL loss-of-lock to the external crystal has occurred.



Field	Bits	Type	Description
FNMIFLASH	2	rwh	Flash NMI Flag  0 No Flash NMI has occurred.  1 Flash NMI has occurred.
FNMIOCDS	3	rwh	OCDS NMI Flag 0 No OCDS NMI has occurred. 1 Reserved.
FNMIVDD	4	rwh	<ul> <li>VDD Prewarning NMI Flag</li> <li>No V<sub>DD</sub> NMI has occurred.</li> <li>V<sub>DD</sub> prewarning (drop to 2.3 V) has occurred.</li> </ul>
FNMIVDDP	5	rwh	<ul> <li>VDDP Prewarning NMI Flag</li> <li>No V<sub>DDP</sub> NMI occurred.</li> <li>V<sub>DDP</sub> prewarning (drop to 4.0 V for external power supply of 5.0 V) has occurred.</li> </ul>
FNMIECC	6	rwh	<ul><li>ECC NMI Flag</li><li>0 No ECC error has occurred.</li><li>1 ECC error has occurred.</li></ul>
0	7	r	Reserved Returns 0 if read; should be written with 0.

Register NMISR can only be cleared by software or reset to the default value after the power-on reset/hardware reset/brownout reset. The register value is retained on any other reset such as watchdog timer reset or power-down wake-up reset. This allows the system to detect what caused the previous NMI.



Reset Value: 00<sub>H</sub>

Reset Value: 00<sub>H</sub>

## 5.3.4 Interrupt Priority Registers

Each interrupt source can be individually programmed to one of the four available priority levels. Two pairs of interrupt priority registers are available to program the priority level of each interrupt vector. The first pair of registers are IP and IPH.

IP Interrupt Priority Register

 7	6	5	4	3	2	1	0
0	)	PT2	PS	PT1	PX1	PT0	PX0
r	•	rw/	r\w/	r\//	rw.	rw.	r\n/

IPH Interrupt Priority Register High

7	6	5	4	3	2	1	0
0	)	PT2H	PSH	PT1H	PX1H	РТ0Н	РХ0Н
r	•	rw	rw	rw	rw	rw	rw

Field	Bits	Type	Description
PX0, PX0H	0	rw	Priority Level for Interrupt Node XINTR0
PT0, PT0H	1	rw	Priority Level for Interrupt Node XINTR1
PX1, PX1H	2	rw	Priority Level for Interrupt Node XINTR2
PT1, PT1H	3	rw	Priority Level for Interrupt Node XINTR3
PS, PSH	4	rw	Priority Level for Interrupt Node XINTR4
PT2, PT2H	5	rw	Priority Level for Interrupt Node XINTR5
0	[7:6]	r	Reserved Returns 0 if read; should be written with 0.



The second pair of interrupt priority registers are IP1 and IPH1.

## IP1 Interrupt Priority Register 1

Reset Value: 00<sub>H</sub>

	7	6	5	4	3	2	1	0
PC	CIP3	PCCIP2	PCCIP1	PCCIP0	PXM	PX2	PSSC	PADC
1	w	rw	rw	rw	rw	rw	rw	rw

IPH1 Interrupt Priority Register 1 High

Reset Value: 00<sub>H</sub>

/	б	5	4	3	2	1	Ü
РССІР3Н	PCCIP2H	PCCIP1H	РССІР0Н	РХМН	PX2H	PSSCH	PADCH
rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Туре	Description
PADC, PADCH	0	rw	Priority Level for Interrupt Node XINTR6
PSSC, PSSCH	1	rw	Priority Level for Interrupt Node XINTR7
PX2, PX2H	2	rw	Priority Level for Interrupt Node XINTR8
PXM, PXMH	3	rw	Priority Level for Interrupt Node XINTR9
PCCIP0, PCCIP0H	4	rw	Priority Level for Interrupt Node XINTR10
PCCIP1, PCCIP1H	5	rw	Priority Level for Interrupt Node XINTR11
PCCIP2, PCCIP2H	6	rw	Priority Level for Interrupt Node XINTR12
PCCIP3, PCCIP3H	7	rw	Priority Level for Interrupt Node XINTR13



The corresponding bits in each pair of Interrupt Priority Registers select one of the four priority levels shown in **Table 5-2**.

Table 5-2 Interrupt Priority Level Selection

IPH.x / IPH1.x	IP.x / IP1.x	Priority Level
0	0	Level 0 (lowest)
0	1	Level 1
1	0	Level 2
1	1	Level 3 (highest)

Note: NMI always has the highest priority (above Level 3), it does not use the level selection shown in **Table 5-2**.

An interrupt that is currently being serviced can only be interrupted by a higher-priority interrupt, but not by another interrupt of the same or lower priority. Hence, an interrupt of the highest priority cannot be interrupted by any other interrupt request.

If two or more requests of different priority levels are received simultaneously, the request with the highest priority is serviced first. If requests of the same priority are received simultaneously, an internal polling sequence determines which request is serviced first. Thus, within each priority level, there is a second priority structure determined by the polling sequence as shown in **Table 5-3**.

Table 5-3 Priority Structure within Interrupt Level

Source	Level
Non-Maskable Interrupt (NMI)	(highest)
External Interrupt 0	1
Timer 0 Interrupt	2
External Interrupt 1	3
Timer 1 Interrupt	4
UART Interrupt	5
Timer 2, Normal Divider Overflow, LIN	6
ADC Interrupt	7
SSC Interrupt	8
External Interrupt 2	9
External Interrupt [6:3]	10
CCU6 Interrupt Node Pointer 0	11
CCU6 Interrupt Node Pointer 1	12



Table 5-3 Priority Structure within Interrupt Level (cont'd)

Source	Level
CCU6 Interrupt Node Pointer 2	13
CCU6 Interrupt Node Pointer 3	14

## 5.3.5 Interrupt Flag Overview

The interrupt events have interrupt flags that are located in different SFRs. **Table 5-4** provides the corresponding SFR to which each interrupt flag belongs. Detailed information on the interrupt flags is provided in the respective peripheral chapters.

Table 5-4 Locations of the Interrupt Flags

Interrupt Source	Interrupt Flag	SFR
Timer 0 Overflow	TF0	TCON
Timer 1 Overflow	TF1	TCON
Timer 2 Overflow	TF2	T2CON
Timer 2 External Event	EXF2	T2CON
Normal Divider Overflow	NDOV	FDCON
LIN End of Syn Byte	EOFSYN	FDCON
LIN Syn Byte Error	ERRSYN	FDCON
UART Receive	RI	SCON
UART Transmit	TI	SCON
External Interrupt 0	IE0	TCON
External Interrupt 1	IE1	TCON
External Interrupt 2	EXINT2	IRCON0
External Interrupt 3	EXINT3	IRCON0
External Interrupt 4	EXINT4	IRCON0
External Interrupt 5	EXINT5	IRCON0
External Interrupt 6	EXINT6	IRCON0
A/D Converter Service Request 0	ADCSRC0	IRCON1
A/D Converter Service Request 1	ADCSRC1	IRCON1
SSC Error	EIR	IRCON1
SSC Transmit	TIR	IRCON1
SSC Receive	RIR	IRCON1



Table 5-4 Locations of the Interrupt Flags (cont'd)

Interrupt Source	Interrupt Flag	SFR
CCU6 Node 0 Interrupt	See note 1)	INPL/INPH
CCU6 Node 1 Interrupt	See note 1)	INPL/INPH
CCU6 Node 2 Interrupt	See note 1)	INPL/INPH
CCU6 Node 3 Interrupt	See note 1)	INPL/INPH
Watchdog Timer NMI	FNMIWDT	NMISR
PLL NMI	FNMIPLL	NMISR
Flash NMI	FNMIFLASH	NMISR
VDD Prewarning NMI	FNMIVDD	NMISR
VDDP Prewarning NMI	FNMIVDDP	NMISR
Flash ECC NMI	FNMIECC	NMISR

<sup>1)</sup> Different CCU6 interrupts can be assigned to different CCU6 interrupt nodes[3:0] via registers INPL/INPH.

#### 5.4 Interrupt Handling

The interrupt request signals are sampled at phase 2 in each machine cycle. The sampled requests are then polled during the following machine cycle. If one interrupt node request was active at phase 2 of the preceding cycle, the polling cycle will find it and the interrupt system will generate an LCALL to the appropriate service routine, provided this hardware-generated LCALL is not blocked by any of the following conditions:

- 1. An interrupt of equal or higher priority is already in progress.
- 2. The current (polling) cycle is not in the final cycle of the instruction in progress.
- 3. The instruction in progress is RETI or any write access to registers IEN0/IEN1 or IP,IPH/IP1,IP1H.

Any of these three conditions will block the generation of the LCALL to the interrupt service routine. Condition 2 ensures that the instruction in progress is completed before vectoring to any service routine. Condition 3 ensures that if the instruction in progress is RETI or any write access to registers IEN0/IEN1 or IP,IPH/IP1,IP1H, then at least one more instruction will be executed before any interrupt is vectored to; this delay guarantees that changes of the interrupt status can be observed by the CPU.

The polling cycle is repeated with each machine cycle, and the values polled are the values that were present at phase 2 of the previous machine cycle. Note that if any interrupt flag is active but was not responded to for one of the conditions already mentioned, or if the flag is no longer active at a later time when servicing the interrupt node, the corresponding interrupt source will not be serviced. In other words, the fact



that the interrupt flag was once active but not serviced is not remembered. Every polling cycle interrogates only the pending interrupt requests.

The processor acknowledges an interrupt request by executing a hardware generated LCALL to the appropriate service routine. In some cases, hardware also clears the flag that generated the interrupt, while in other cases, the flag must be cleared by the user's software. The hardware-generated LCALL pushes the contents of the Program Counter (PC) onto the stack (but it does not save the PSW) and reloads the PC with an address that depends on the source of the interrupt being vectored to, as shown in the **Table 5-1**.

Program execution returns to the next instruction after calling the interrupt when the RETI instruction is encountered. The RETI instruction informs the processor that the interrupt routine is no longer in progress, then pops the two top bytes from the stack and reloads the PC. Execution of the interrupted program continues from the point where it was stopped. Note that the RETI instruction is important because it informs the processor that the program has left the current interrupt priority level. A simple RET instruction would also have returned execution to the interrupted program, but it would have left the interrupt control system on the assumption that an interrupt was still in progress. In this case, no interrupt of the same or lower priority level would be acknowledged.

## 5.5 Interrupt Response Time

Due to an interrupt event of (the various sources of) an interrupt node, its corresponding request signal will be sampled active at phase 2 in every machine cycle. The value is not polled by the circuitry until the next machine cycle. If the request is active and conditions are right for it to be acknowledged, a hardware subroutine call to the requested service routine will be the next instruction to be executed. The call itself takes two machine cycles. Thus, a minimum of three complete machine cycles will elapse from activation of the interrupt request to the beginning of execution of the first instruction of the service routine as shown in **Figure 5-8**.






Figure 5-8 Minimum Interrupt Response Time

A longer response time would be obtained if the request is blocked by one of the three previously listed conditions:

- 1. If an interrupt of equal or higher priority is already in progress, the additional wait time will depend on the nature of the other interrupt's service routine.
- 2. If the instruction in progress is not in its final cycle, the additional wait time cannot be more than three machine cycles since the longest instructions (MUL and DIV) are only four machine cycles long. See **Figure 5-9**.
- 3. If the instruction in progress is RETI or a write access to registers IEN0, IEN1 or IP(H), IP1(H), the additional wait time cannot be more than five cycles (a maximum of one more machine cycle to complete the instruction in progress, plus four machine cycles to complete the next instruction, if the instruction is MUL or DIV). See Figure 5-10.




Figure 5-9 Interrupt Response Time for Condition 2






Figure 5-10 Interrupt Response Time for Condition 3

Thus in a single interrupt system, the response time is between three machine cycles and less than nine machine cyclesif wait states are not considered. When considering wait states, the interrupt response time will be extended depending on the user instructions (except the hardware generated LCALL) being executed during the interrupt response time (shaded region in Figure 5-9 and Figure 5-10).



### 6 Parallel Ports

The XC866 has 27 port pins organized into four parallel ports, Port 0 (P0) to Port 3 (P3). Each pin has a pair of internal pull-up and pull-down devices that can be individually enabled or disabled. Ports P0, P1 and P3 are bidirectional and can be used as general purpose input/output (GPIO) or to perform alternate input/output functions for the on-chip peripherals. When configured as an output, the open drain mode can be selected. Port P2 is an input-only port, providing general purpose input functions, alternate input functions for the on-chip peripherals, and also analog inputs for the Analog-to-Digital Converter (ADC).

#### **Bidirectional Port Features:**

- · Configurable pin direction
- · Configurable pull-up/pull-down devices
- Configurable open drain mode
- Transfer data through digital inputs and outputs (general purpose I/O)
- Alternate input/output for on-chip peripherals

#### **Input Port Features:**

- · Configurable input driver
- Configurable pull-up/pull-down devices
- Receive data through digital input (general purpose input)
- Alternate input for on-chip peripherals
- Analog input for ADC module



#### 6.1 General Port Operation

**Figure 6-1** shows the block diagram of an XC866 bidirectional port pin. Each port pin is equipped with a number of control and data bits, thus enabling very flexible usage of the pin. By defining the contents of the control register, each individual pin can be configured as an input or an output. The user can also configure each pin as an open drain pin with or without internal pull-up/pull-down device.

Each bidirectional port pin can be configured for input or output operation. Switching between input and output mode is accomplished through the register  $Px_DIR$  (x = 0, 1 or 3), which enables or disables the output and input drivers. A port pin can only be configured as either input or output mode at any one time.

In input mode (default after reset), the output driver is switched off (high-impedance). The actual voltage level present at the port pin is translated into a logic 0 or 1 via a Schmitt-Trigger device and can be read via the register Px\_DATA.

In output mode, the output driver is activated and drives the value supplied through the multiplexer to the port pin. In the output driver, each port line can be switched to open drain mode or normal mode (push-pull mode) via the register Px OD.

The output multiplexer in front of the output driver enables the port output function to be used for different purposes. If the pin is used for general purpose output, the multiplexer is switched by software to the data register Px\_DATA. Software can set or clear the bit in Px\_DATA and therefore directly influence the state of the port pin. If an on-chip peripheral uses the pin for output signals, alternate output lines (AltDataOut) can be switched via the multiplexer to the output driver circuitry. Selection of the alternate function is defined in registers Px\_ALTSEL0 and Px\_ALTSEL1. When a port pin is used as an alternate function, its direction must be set accordingly in the register Px\_DIR.

Each pin can also be programmed to activate an internal weak pull-up or pull-down device. Register Px\_PUDSEL selects whether a pull-up or the pull-down device is activated while register Px\_PUDEN enables or disables the pull device.






Figure 6-1 General Structure of Bidirectional Port



**Figure 6-2** shows the structure of an input-only port pin. Each P2 pin can only function in input mode. Register P2\_DIR is provided to enable or disable the input driver. When the input driver is enabled, the actual voltage level present at the port pin is translated into a logic 0 or 1 via a Schmitt-Trigger device and can be read via the register P2\_DATA. Each pin can also be programmed to activate an internal weak pull-up or pull-down device. Register P2\_PUDSEL selects whether a pull-up or the pull-down device is activated while register P2\_PUDEN enables or disables the pull device. The analog input (AnalogIn) bypasses the digital circuitry and Schmitt-Trigger device for direct feedthrough to the ADC input channel.




Figure 6-2 General Structure of Input Port



## 6.1.1 General Register Description

The individual control and data bits of each parallel port are implemented in a number of 8-bit registers. Bits with the same meaning and function are assembled together in the same register. The registers configure and use the port as general purpose I/O or alternate function input/output.

For port P2, not all the registers in **Table 6-1** are implemented. The availability and definition of registers specific to each port is defined in **Section 6.3** to **Section 6.6**. This section provides only an overview of the different port registers.

Table 6-1 Port Registers

Register Short Name	Register Full Name	Description see
Px_DATA	Port x Data Register	Page 6-6
Px_DIR	Port x Direction Register	Page 6-7
Px_OD	Port x Open Drain Control Register	Page 6-8
Px_PUDSEL	Port x Pull-Up/Pull-Down Select Register	Page 6-9
Px_PUDEN	Port x Pull-Up/Pull-Down Enable Register	Page 6-9
Px_ALTSEL0	Port x Alternate Select Register 0	Page 6-11
Px_ALTSEL1	Port x Alternate Select Register 1	Page 6-11



## 6.1.1.1 Data Register

If a port pin is used as general purpose output, output data is written into the data register Px\_DATA. If a port pin is used as general purpose input, the latched value of the port pin can be read through register Px\_DATA.

Note: A port pin that has been assigned as input will latch in the active internal pull-up/pull-down setting if it is not driven by an external source. This results in register Px DATA being updated with the active pull value.

# Px\_DATA Port x Data Register

7	6	5	4	3	2	1	0
P7	P6	P5	P4	Р3	P2	P1	P0
rw							

Field	Bits	Type	Description
Pn (n = 0 - 7)	n	rw	Port x Pin n Data Value  0 Port x pin n data value = 0  1 Port x pin n data value = 1

Bit  $Px_DATA$ .n can only be written if the corresponding pin is set to output  $(Px_DIR.n = 1)$  and cannot be written if the corresponding pin is set to input  $(Px_DIR.n = 0)$ . The content of  $Px_DATA$ .n is output on the assigned pin if the pin is assigned as GPIO pin and the direction is switched/set to output. A read operation of  $Px_DATA$  returns the register value and not the state of the corresponding  $Px_DATA$  pin.



## 6.1.1.2 Direction Register

The direction of bidirectional port pins is controlled by the respective direction register Px\_DIR. For input-only port pins, register Px\_DIR is used to enable or disable the input drivers.

Px\_DIR
Port x Direction Register

	7	6	5	4	3	2	1	0
	P7	Р6	P5	P4	Р3	P2	P1	P0
<u> </u>	rw							

Field	Bits	Type	Description
Pn	n	rw	Bidirectional: Port x Pin n Direction Control
(n = 0 - 7)			0 Direction is set to input
			1 Direction is set to output
			or
			Input-only: Port x Pin n Driver Control
			0 Input driver is enabled
			1 Input driver is disabled



## 6.1.1.3 Open Drain Control Register

Each pin in output mode can be switched to open drain mode. If driven with 1, no driver will be activated and the pin output state depends on the internal pull-up/pull-down device setting. If driven with 0, the driver's pull-down transistor will be activated.

The open drain mode is controlled by the register Px\_OD.

Px\_OD
Port x Open Drain Control Register

7	6	5	4	3	2	1	0
P7	P6	P5	P4	Р3	P2	P1	P0
rw							

Field	Bits	Туре	Description			
Pn	n	rw	Port x Pin n Open Drain Mode			
(n = 0 - 7)			0 Normal mode; output is actively driven for 0 and 1 states			
			1 Open drain mode; output is actively driven only for 0 state			



#### 6.1.1.4 Pull-Up/Pull-Down Device Register

Internal pull-up/pull-down devices can be optionally applied to a port pin. This offers the possibility of configuring the following input characteristics:

- tristate
- high-impedance with a weak pull-up device
- · high-impedance with a weak pull-down device

and the following output characteristics:

- push/pull (optional pull-up/pull-down)
- open drain with internal pull-up
- open drain with external pull-up

The pull-up/pull-down device can be fixed or controlled via the registers Px\_PUDSEL and Px\_PUDEN. Register Px\_PUDSEL selects the type of pull-up/pull-down device, while register Px\_PUDEN enables or disables it. The pull-up/pull-down device can be selected pinwise.

# Px\_PUDSEL Port x Pull-Up/Pull-Down Select Register

7	6	5	4	3	2	1	0
P7	P6	P5	P4	Р3	P2	P1	P0
rw							

Field	Bits	Type	Description
Pn	n	rw	Pull-Up/Pull-Down Select Port x Bit n
(n = 0 – 7)			<ul><li>0 Pull-down device is selected.</li><li>1 Pull-up device is selected.</li></ul>



# Px\_PUDEN Port x Pull-Up/Pull-Down Enable Register

7	6	5	4	3	2	1	0
<b>P</b> 7	P6	P5	P4	Р3	P2	P1	P0
 rw	rw						

Field	Bits	Туре	Description	
Pn (n = 0 - 7)	n	rw	Pull-Up/Pull-Down Enable at Port x Bit n  O Pull-up or Pull-down device is disabled.  1 Pull-up or Pull-down device is enabled.	



#### 6.1.1.5 Alternate Input Functions

The number of alternate functions that uses a pin for input is not limited. Each port control logic of an I/O pin provides several input paths:

- · Digital input value via register
- · Direct digital input value

#### 6.1.1.6 Alternate Output Functions

Alternate functions are selected via an output multiplexer which can select up to four output lines. This multiplexer can be controlled by the following registers:

- Register Px ALTSEL0
- Register Px ALTSEL1

Selection of alternate functions is defined in registers Px ALTSEL0 and Px ALTSEL1.

## Px\_ALTSELn (n = 0 - 1) Port x Alternate Select Register

7	6	5	4	3	2	1	0
P7	P6	P5	P4	Р3	P2	P1	P0
rw							

#### Function of Bits Px\_ALTSEL0.Pn and Px\_ALTSEL1.Pn

Px_ALTSEL0.Pn	Px_ALTSEL1.Pn	Function
0	0	Normal GPIO
1	0	Alternate Output 1
0	1	Alternate Output 2
1	1	Alternate Output 3

Note: Set Px\_ALTSEL0.Pn and Px\_ALTSEL1.Pn to select only implemented alternate output functions.




Reset Value: 00<sub>H</sub>

## 6.2 Register Map

The Port SFRs are located in the standard memory area (RMAP = 0) and are organized into 4 pages. The PORT\_PAGE register is located at address B2<sub>H</sub>. It contains the page value and page control information.

# PORT\_PAGE Page Register for PORT



Field	Bits	Туре	Description
PAGE	[2:0]	rw	Page Bits When written, the value indicates the new page. When read, the value indicates the currently active page.
STNR	[5:4]	w	Storage Number This number indicates which storage bit field is the target of the operation defined by bit field OP. If OP = 10 <sub>B</sub> , the contents of PAGE are saved in STx before being overwritten with the new value. If OP = 11 <sub>B</sub> , the contents of PAGE are overwritten by the contents of STx. The value written to the bit positions of PAGE is ignored.  OO ST0 is selected. OO ST0 is selected. OO ST2 is selected. TO ST3 is selected. TO ST3 is selected.



Field	Bits	Туре	Description
OP	[7:6]	W	<ul> <li>Operation</li> <li>OX Manual page mode. The value of STNR is ignored and PAGE is directly written.</li> <li>10 New page programming with automatic page saving. The value written to the bit positions of PAGE is stored. In parallel, the previous contents of PAGE are saved in the storage bit field STx indicated by STNR.</li> <li>11 Automatic restore page action. The value written to the bit positions PAGE is ignored and instead, PAGE is overwritten by the contents of the storage bit field STx indicated by STNR.</li> </ul>
0	3	r	Reserved Returns 0 if read; should be written with 0.



The addresses of the Port SFRs are listed in Table 6-2.

Table 6-2 SFR Address List for Pages 0-3

Address	Page 0	Page 1	Page 2	Page 3
80 <sub>H</sub>	P0_DATA	P0_PUDSEL	P0_ALTSEL0	P0_OD
86 <sub>H</sub>	P0_DIR	P0_PUDEN	P0_ALTSEL1	_
90 <sub>H</sub>	P1_DATA	P1_PUDSEL	P1_ALTSEL0	P1_OD
91 <sub>H</sub>	P1_DIR	P1_PUDEN	P1_ALTSEL1	_
A0 <sub>H</sub>	P2_DATA	P2_PUDSEL	_	_
A1 <sub>H</sub>	_	P2_PUDEN	_	_
B0 <sub>H</sub>	P3_DATA	P3_PUDSEL	P3_ALTSEL0	P3_OD
B1 <sub>H</sub>	P3_DIR	P3_PUDEN	P3_ALTSEL1	_



#### 6.3 Port 0

Port P0 is a 6-bit general purpose bidirectional port. The registers of P0 are summarized in **Table 6-3**.

Table 6-3 Port 0 Registers

Register Short Name	Register Full Name
P0_DATA	Port 0 Data Register
P0_DIR	Port 0 Direction Register
P0_OD	Port 0 Open Drain Control Register
P0_PUDSEL	Port 0 Pull-Up/Pull-Down Select Register
P0_PUDEN	Port 0 Pull-Up/Pull-Down Enable Register
P0_ALTSEL0	Port 0 Alternate Select Register 0
P0_ALTSEL1	Port 0 Alternate Select Register 1

#### 6.3.1 Functions

Table 6-4 Port 0 Input/Output Functions

Port Pin	Input/Output	Select	Connected Signal(s)	From/to Module
P0.0	Input	GPI	P0_DATA.P0	_
		ALT1	TCK_0	JTAG
		ALT2	T12HR_1	CCU6
		ALT3	CC61_1	CCU6
	Output	GPO	P0_DATA.P0	_
		ALT1	CLKOUT	Clock Output
		ALT2	CC61_1	CCU6
		ALT3	RXDO_1	UART
P0.1	Input	GPI	P0_DATA.P1	_
		ALT1	TDI_0	JTAG
		ALT2	T13HR_1	CCU6
		ALT3	RXD_1	UART
	Output	GPO	P0_DATA.P1	_
		ALT1	EXF2_1	Timer 2
		ALT2	COUT61_1	CCU6
		ALT3	_	_



Table 6-4 Port 0 Input/Output Functions (cont'd)

Port Pin	Input/Output	Select	Connected Signal(s)	From/to Module
P0.2	Input	GPI	P0_DATA.P2	_
		ALT1	_	_
		ALT2	CTRAP_2	CCU6
		ALT3	_	_
	Output	GPO	P0_DATA.P2	_
		ALT1	TDO_0	JTAG
		ALT2	TXD_1	UART
		ALT3	_	_
P0.3	Input	GPI	P0_DATA.P3	_
		ALT1	SCK_1	SSC
		ALT2	_	_
		ALT3	_	_
	Output	GPO	P0_DATA.P3	_
		ALT1	SCK_1	SSC
		ALT2	COUT63_1	CCU6
		ALT3	_	_
P0.4	Input	GPI	P0_DATA.P4	_
		ALT1	MTSR_1	SSC
		ALT2	_	_
		ALT3	CC62_1	CCU6
	Output	GPO	P0_DATA.P4	_
		ALT1	MTSR_1	SSC
		ALT2	CC62_1	CCU6
		ALT3	_	_



Table 6-4 Port 0 Input/Output Functions (cont'd)

Port Pin	Input/Output	Select	Connected Signal(s)	From/to Module
P0.5	Input	GPI	P0_DATA.P5	_
		ALT1	MRST_1	SSC
		ALT2	EXINTO_0	External interrupt 0
		ALT3	_	_
	Output	GPO	P0_DATA.P5	_
		ALT1	MRST_1	SSC
		ALT2	COUT62_1	CCU6
		ALT3	_	_



## 6.3.2 Register Description

P0\_DATA
Port 0 Data Register

Reset value: 004	et Value: 00 <sub>H</sub>
------------------	---------------------------

7	6	5	4	3	2	1	0
O	)	P5	P4	Р3	P2	P1	P0
r	•	rw	rw	rw	rw	rw	rw

Field	Bits	Туре	Description			
Pn (n = 0 - 5)	n	rw	Port 0 Pin n Data Value  0 Port 0 pin n data value = 0 (default)  1 Port 0 pin n data value = 1			
0	[7:6]	r	Reserved Returns 0 if read; should be written with 0.			

# P0\_DIR Port 0 Direction Register

Reset Value: 00<sub>H</sub>

7	6	5	4	3	2	1	0
0	)	P5	P4	Р3	P2	P1	P0
r	•	rw	rw	rw	rw	rw	rw

Field	Bits	Type	Description
Pn (n = 0 - 5)	n	rw	Port 0 Pin n Direction Control  O Direction is set to input (default).  1 Direction is set to output.
0	[7:6]	r	Reserved Returns 0 if read; should be written with 0.



P0\_OD

et Value: 00 <sub>H</sub>
•

7	6	5	4	3	2	1	0
	0	P5	P4	Р3	P2	P1	P0
	r	rw	rw	rw	rw	rw	rw

Field	Bits	Туре	Description
Pn (n = 0 - 5)	n	rw	Port 0 Pin n Open Drain Mode  0 Normal mode; output is actively driven for 0 and 1 states (default)  1 Open drain mode; output is actively driven only for 0 state
0	[7:6]	r	Reserved Returns 0 if read; should be written with 0.

P0\_PUDSEL

Port 0 Pull-Up/Pull-Down Select Register

Reset Value: FF<sub>H</sub>

7	6	5	4	3	2	1	0
	<b>0</b>	P5	P4	Р3	P2	P1	P0
	r	rw	rw	rw	rw	rw	rw

Field	Bits	Туре	Description
Pn (n = 0 – 5)	n	rw	Pull-Up/Pull-Down Select Port 0 Bit n 0 Pull-down device is selected. 1 Pull-up device is selected (default).
0	[7:6]	r	Reserved Returns 0 if read; should be written with 0.



## P0\_PUDEN

## Port 0 Pull-Up/Pull-Down Enable Register

Reset	Value:	C4 <sub>L</sub>
		H

7	6	5	4	3	2	1	0
0		P5	P4	Р3	P2	P1	P0
r		rw	rw	rw	rw	rw	rw

Field	Bits	Туре	Description	
Pn (n = 0 – 5)	n	rw	Pull-Up/Pull-Down Enable at Port 0 Bit n  O Pull-up or Pull-down device is disabled.  1 Pull-up or Pull-down device is enabled (default).	
0	[7:6]	r	Reserved Returns 0 if read; should be written with 0.	

## P0\_ALTSELn (n = 0 - 1)

Port 0 Alternate Select Register Reset Value: 00<sub>H</sub>

7	6	5	4	3	2	1	0
0	)	P5	P4	Р3	P2	P1	P0
r		rw	rw	rw	rw	rw	rw

Table 6-5 Function of Bits P0\_ALTSEL0.Pn and P0\_ALTSEL1.Pn

P0_ALTSEL0.Pn	P0_ALTSEL1.Pn	Function
0	0	Normal GPIO
1	0	Alternate Output 1
0	1	Alternate Output 2
1	1	Alternate Output 3



#### 6.4 Port 1

Port P1 is a 5-bit general purpose bidirectional port. The registers of P1 are summarized in **Table 6-6**.

Table 6-6 Port 1 Registers

Register Short Name	Register Full Name
P1_DATA	Port 1 Data Register
P1_DIR	Port 1 Direction Register
P1_OD	Port 1 Open Drain Control Register
P1_PUDSEL	Port 1 Pull-Up/Pull-Down Select Register
P1_PUDEN	Port 1 Pull-Up/Pull-Down Enable Register
P1_ALTSEL0	Port 1 Alternate Select Register 0
P1_ALTSEL1	Port 1 Alternate Select Register 1

#### 6.4.1 Functions

Table 6-7 Port 1 Input/Output Functions

Port Pin	Input/Output	Select	Connected Signal(s)	From/to Module
P1.0	Input	GPI	P1_DATA.P0	_
		ALT 1	RXD_0	UART
		ALT 2	T2EX	Timer 2
		ALT 3	-	_
	Output	GPO	P1_DATA.P0	_
		ALT1	_	_
		ALT2	_	_
P1.1	Input	GPI	P1_DATA.P1	_
		ALT 1	-	_
		ALT 2	EXINT3	External interrupt 3
		ALT 3	-	_
	Output	GPO	P1_DATA.P1	_
		ALT1	TDO_1	JTAG
		ALT2	TXD_0	UART



Table 6-7 Port 1 Input/Output Functions (cont'd)

Port Pin	Input/Output	Select	Connected Signal(s)	From/to Module
P1.5	Input	GPI	P1_DATA.P5	_
		ALT 1	CCPOS0_1	CCU6
		ALT 2	EXINT5	External interrupt 5
		ALT 3	_	_
	Output	GPO	P1_DATA.P5 <sup>1)</sup>	_
		ALT1	EXF2_0	Timer 2
		ALT2	RXDO_0	UART
P1.6	Input	GPI	P1_DATA.P6	_
		ALT 1	CCPOS1_1	CCU6
		ALT 2	T12HR_0	CCU6
		ALT 3	EXINT6	External interrupt 6
	Output	GPO	P1_DATA.P6 <sup>2)</sup>	_
		ALT1	_	_
		ALT2	_	_
P1.7	Input	GPI	P1_DATA.P7	_
		ALT 1	CCPOS2_1	CCU6
		ALT 2	T13HR_0	CCU6
		ALT 3	_	_
	Output	GPO	P1_DATA.P7	_
		ALT1	_	_
		ALT2	-	_

<sup>1)</sup> P1.5 can be used as a software Chip Select function for the SSC.

 $<sup>^{2)}\,\,</sup>$  P1.6 can be used as a software Chip Select function for the SSC.



# 6.4.2 Register Description

# P1\_DATA

Port 1 Data Register	Reset Value: 00 <sub>H</sub>
----------------------	------------------------------

7	6	5	4	3	2	1	0
P7	P6	P5		0	1	P1	P0
rw	rw	rw		r		rw	rw

Field	Bits	Туре	Description	
Pn (n = 0 - 1, 5 - 7)	n	rw	Port 1 Pin n Data Value  0 Port 1 pin n data value = 0 (default)  1 Port 1 pin n data value = 1	
0	[4:2]	r	Reserved Returns 0 if read; should be written with 0.	

# P1\_DIR

Port 1 Direction Register Reset Value: 00<sub>H</sub>

_	7	6	5	4	3	2	1	0
	P7	P6	P5		0		P1	P0
_	rw	rw	rw		r		rw	rw

Field	Bits	Type	Description	
Pn (n = 0 - 1, 5 - 7)	n	rw	Port 1 Pin n Direction Control  O Direction is set to input (default).  1 Direction is set to output.	
0	[4:2]	r	Reserved Returns 0 if read; should be written with 0.	



P1\_OD

Port 1 Open Drain Control Register	Reset Value: 00 <sub>H</sub>
------------------------------------	------------------------------

	7	6	5	4	3	2	1	0
	<b>P</b> 7	P6	P5		0	1	P1	P0
-	rw	rw	rw	•	r		rw	rw

Field	Bits	Туре	Description	
Pn (n = 0 - 1, 5 - 7)	n	rw	Port 1 Pin n Open Drain Mode  0 Normal mode; output is actively driven for 0 and 1 states (default)  1 Open drain mode; output is actively driven only for 0 state	
0	[4:2]	r	Reserved Returns 0 if read; should be written with 0.	

# P1\_PUDSEL

# Port 1 Pull-Up/Pull-Down Select Register

egiste	r		Reset	Value: FF <sub>H</sub>
4	3	2	1	0
		ı		

7	6	5	4	3	2	1	0
P7	Р6	P5		0	1	P1	P0
rw	rw	rw		r	•	rw	rw

Field	Bits	Туре	Description		
Pn (n = 0 - 1, 5 - 7)	n	rw	Pull-Up/Pull-Down Select Port 1 Bit n 0 Pull-down device is selected. 1 Pull-up device is selected (default).		
0	[4:2]	r	Reserved Returns 0 if read; should be written with 0.		



### P1\_PUDEN

# Port 1 Pull-Up/Pull-Down Enable Register

Reset	Value:	FF <sub>H</sub>
-------	--------	-----------------

	7	6	5	4	3	2	1	0
	<b>P</b> 7	P6	P5		0	1	P1	P0
_	rw	rw	rw		r		rw	rw

Field	Bits	Туре	Description
Pn	n	rw	Pull-Up/Pull-Down Enable at Port 1 Bit n
(n = 0 - 1, 5 - 7)			<ul><li>Pull-up or Pull-down device is disabled.</li><li>Pull-up or Pull-down device is enabled (default).</li></ul>
0	[4:2]	r	Reserved Returns 0 if read; should be written with 0.

# P1\_ALTSELn (n = 0 - 1)

Port 1 Alternate Select Register

Reset Value: 00<sub>H</sub>

7	6	5	4	3	2	1	0
P7	P6	P5		0	1	P1	P0
rw	rw	rw		r		rw	rw

Table 6-8 Function of Bits P1\_ALTSEL0.Pn and P1\_ALTSEL1.Pn

P1_ALTSEL0.Pn	P1_ALTSEL1.Pn	Function
0	0	Normal GPIO
1	0	Alternate Output 1
0	1	Alternate Output 2
1	1	Reserved



### 6.5 Port 2

Port P2 is an 8-bit general purpose input-only port. The registers of P2 are summarized in **Table 6-9**.

Table 6-9 Port 2 Registers

Register Short Name	Register Full Name
P2_DATA	Port 2 Data Register
P2_DIR	Port 2 Direction Register
P2_PUDSEL	Port 2 Pull-Up/Pull-Down Select Register
P2_PUDEN	Port 2 Pull-Up/Pull-Down Enable Register

### 6.5.1 Functions

Table 6-10 Port 2 Input Functions

Port Pin	Input/Output	Select	Connected Signal(s)	From/to Module
P2.0	Input	GPI	P2_DATA.P0	_
		ALT 1	CCPOS0_0	CCU6
		ALT 2	EXINT1	External interrupt 1
		ALT 3	T12HR_2	CCU6
		ALT 4	TCK_1	JTAG
		ALT 5	CC61_3	CCU6
		ANALOG	AN0	ADC
P2.1	Input	GPI	P2_DATA.P1	_
		ALT 1	CCPOS1_0	CCU6
		ALT 2	EXINT2	External interrupt 2
		ALT 3	T13HR_2	CCU6
		ALT 4	TDI_1	JTAG
		ALT 5	CC62_3	CCU6
		ANALOG	AN1	ADC



Table 6-10 Port 2 Input Functions (cont'd)

Port Pin	Input/Output	Select	Connected Signal(s)	From/to Module
P2.2	Input	GPI	P2_DATA.P2	_
		ALT 1	CCPOS2_0	CCU6
		ALT 2	_	_
		ALT 3	CTRAP_1	CCU6
		ALT 4	_	_
		ALT 5	CC60_3	CCU6
		ANALOG	AN2	ADC
P2.3	Input	GPI	P2_DATA.P3	-
		ALT 1	_	-
		ALT 2	_	_
		ALT 3	_	_
		ALT 4	_	_
		ALT 5	_	_
		ANALOG	AN3	ADC
P2.4	Input	GPI	P2_DATA.P4	_
		ALT 1	-	_
		ALT 2	_	_
		ALT 3	-	_
		ALT 4	-	_
		ALT 5	-	_
		ANALOG	AN4	ADC
P2.5	Input	GPI	P2_DATA.P5	_
		ALT 1	_	_
		ALT 2	_	_
		ALT 3	_	_
		ALT 4	_	_
		ALT 5	_	_
		ANALOG	AN5	ADC



Table 6-10 Port 2 Input Functions (cont'd)

Port Pin	Input/Output	Select	Connected Signal(s)	From/to Module
P2.6	Input	GPI	P2_DATA.P6	_
		ALT 1	_	_
		ALT 2	_	_
		ALT 3	_	_
		ALT 4	_	_
		ALT 5	_	_
		ANALOG	AN6	ADC
P2.7	Input	GPI	P2_DATA.P7	_
		ALT 1	_	_
		ALT 2	_	_
		ALT 3	_	_
		ALT 4	_	_
		ALT 5	_	_
		ANALOG	AN7	ADC



# 6.5.2 Register Description

P2\_DATA

Port 2 Data Register	Reset Value: 00 <sub>H</sub>
----------------------	------------------------------

	7	6	5	4	3	2	1	0
	P7	Р6	P5	P4	Р3	P2	P1	P0
-	r	r	r	r	r	r	r	r

Field	Bits	Туре	Description
Pn (n = 0 - 7)	n	r	Port 2 Pin n Data Value  0 Port 2 pin n data value = 0 (default)  1 Port 2 pin n data value = 1

P2\_DIR

Port 2 Direction Register Reset Value: 00<sub>H</sub>

7	7	6	5	4	3	2	1	0
Р	7	Р6	P5	P4	Р3	P2	P1	P0
r\	N	rw						

Field	Bits	Туре	Description	
Pn	n	rw	Port 2 Pin n Driver Control	
(n = 0 - 7)			0 Input driver is enabled (default)	
			1 Input driver is disabled	



# P2\_PUDSEL

# Port 2 Pull-Up/Pull-Down Select Register

Reset	value:	LL

7	6	5	4	3	2	1	0
P7	Р6	P5	P4	Р3	P2	P1	P0
rw							

Field	Bits	Туре	Description		
Pn (n = 0 - 7)	n	rw	Pull-Up/Pull-Down Select Port 2 Bit n 0 Pull-down device is selected. 1 Pull-up device is selected.		

# P2\_PUDEN

# Port 2 Pull-Up/Pull-Down Enable Register

Reset	Value:	00 <sub>H</sub>
-------	--------	-----------------

7	6	5	4	3	2	1	0
P7	P6	P5	P4	Р3	P2	P1	P0
rw							

Field	Bits	Type	Description	
Pn (n = 0 - 7)	n	rw	Pull-Up/Pull-Down Enable at Port 2 Bit n  O Pull-up or Pull-down device is disabled (default).  1 Pull-up or Pull-down device is enabled.	



### 6.6 Port 3

Port P3 is an 8-bit general purpose bidirectional port. The registers of P3 are summarized in **Table 6-11**.

Table 6-11 Port 3 Registers

Register Short Name	Register Full Name
P3_DATA	Port 3 Data Register
P3_DIR	Port 3 Direction Register
P3_OD	Port 3 Open Drain Control Register
P3_PUDSEL	Port 3 Pull-Up/Pull-Down Select Register
P3_PUDEN	Port 3 Pull-Up/Pull-Down Enable Register
P3_ALTSEL0	Port 3 Alternate Select Register 0
P3_ALTSEL1	Port 3 Alternate Select Register 1

# 6.6.1 Functions

**Table 6-12 Port 3 Input/Output Functions** 

Port Pin	Input/Output	Select	Connected Signal(s)	From/to Module
P3.0	Input	GPI	P3_DATA.P0	_
		ALT 1	CC60_0	CCU6
		ALT 2	CCPOS1_2	CCU6
		ALT 3	_	_
	Output	GPO	P3_DATA.P0	-
		ALT1	CC60_0	CCU6
		ALT2	-	-
P3.1	Input	GPI	P3_DATA.P1	_
		ALT 1	-	-
		ALT 2	CCPOS0_2	CCU6
		ALT 3	CC61_2	CCU6
	Output	GPO	P3_DATA.P1	-
		ALT1	COUT60_0	CCU6
		ALT2	CC61_2	CCU6



Table 6-12 Port 3 Input/Output Functions (cont'd)

Port Pin	Input/Output	Select	Connected Signal(s)	From/to Module
P3.2	Input	GPI	P3_DATA.P2	_
		ALT 1	CC61_0	CCU6
		ALT 2	CCPOS2_2	CCU6
		ALT 3	_	_
	Output	GPO	P3_DATA.P2	_
		ALT1	CC61_0	CCU6
		ALT2	_	_
23.3	Input	GPI	P3_DATA.P3	_
		ALT 1	_	_
		ALT 2	_	_
		ALT 3	_	_
	Output	GPO	P3_DATA.P3	_
		ALT1	COUT61_0	CCU6
		ALT2	_	_
P3.4	Input	GPI	P3_DATA.P4	_
		ALT 1	CC62_0	CCU6
		ALT 2	_	_
		ALT 3	_	_
	Output	GPO	P3_DATA.P4	_
		ALT1	CC62_0	CCU6
		ALT2	_	_
P3.5	Input	GPI	P3_DATA.P5	_
		ALT 1	_	_
		ALT 2	_	_
		ALT 3	_	_
	Output	GPO	P3_DATA.P5	_
		ALT1	COUT62_0	CCU6
		ALT2	_	_



Table 6-12 Port 3 Input/Output Functions (cont'd)

Port Pin	Input/Output	Select	Connected Signal(s)	From/to Module
P3.6	Input	GPI	P3_DATA.P6	_
		ALT 1	CTRAP_0	CCU6
		ALT 2	_	_
		ALT 3	_	_
	Output	GPO	P3_DATA.P6	_
		ALT1	_	_
		ALT2	_	_
P3.7	Input	GPI	P3_DATA.P7	_
		ALT 1	_	_
		ALT 2	EXINT4	External interrupt 4
		ALT 3	_	_
	Output	GPO	P3_DATA.P7	_
		ALT1	COUT63	CCU6
		ALT2	_	_



# 6.6.2 Register Description

# P3\_DATA

Port 3 Data Register	Reset Value: 00 <sub>H</sub>
----------------------	------------------------------

7	6	5	4	3	2	1	0
P7	P6	P5	P4	Р3	P2	P1	P0
rw							

Field	Bits	Туре	Description			
Pn (n = 0 - 7)	n	rw	Port 3 Pin n Data Value  0 Port 3 pin n data value = 0 (default)  1 Port 3 pin n data value = 1			

# P3\_DIR

# Port 3 Direction Register Reset Value: 00<sub>H</sub>

7	6	5	4	3	2	1	0
P7	P6	P5	P4	Р3	P2	P1	P0
rw							

Field	Bits	Type	Description		
Pn	n	rw	Port 3 Pin n Direction Control		
(n = 0 – 7)			<ul><li>0 Direction is set to input (default).</li><li>1 Direction is set to output.</li></ul>		



P3\_OD

Port 3 Open Drain Control Register	Reset Value: 00 <sub>H</sub>
------------------------------------	------------------------------

 7	6	5	4	3	2	1	0
P7	P6	P5	P4	Р3	P2	P1	P0
 rw	rw						

Field	Bits	Type	Description
Pn (n = 0 - 7)	n rw	rw	Port 3 Pin n Open Drain Mode  0 Normal mode; output is actively driven for 0 and 1 states (default)
			1 Open drain mode; output is actively driven only for 0 state

P3\_PUDSEL

Port 3 Pull-Up/Pull-Down Select Register Reset Value: BF<sub>H</sub>

7	6	5	4	3	2	1	0
P7	P6	P5	P4	Р3	P2	P1	P0
rw							

Field	Bits	Туре	Description			
Pn (n = 0 – 7)	n	rw	Pull-Up/Pull-Down Select Port 3 Bit n 0 Pull-down device is selected. 1 Pull-up device is selected.			

Note: Pull down device is activated for Pin P3.6 when reset is active. In the bootrom start up procedure, the pull down device is deactivated so that Pin P3.6 becomes tristate.



## P3 PUDEN

# Port 3 Pull-Up/Pull-Down Enable Register

Reset	Va	lue:	40 <sub>H</sub>
-------	----	------	-----------------

_	7	6	5	4	3	2	1	0
	P7	Р6	P5	P4	Р3	P2	P1	P0
•	rw							

Field	Bits	Туре	Description			
Pn (n = 0 - 7)	n	rw	Pull-Up/Pull-Down Enable at Port 3 Bit n  0 Pull-up or Pull-down device is disabled.  1 Pull-up or Pull-down device is enabled.			

# $P3\_ALTSELn (n = 0 - 1)$

# **Port 3 Alternate Select Register**

Reset Value: 00<sub>H</sub>

7	6	5	4	3	2	1	0
P7	P6	P5	P4	Р3	P2	P1	P0
rw							

Table 6-13 Function of Bits P3\_ALTSEL0.Pn and P3\_ALTSEL1.Pn

P3_ALTSEL0.Pn	P3_ALTSEL1.Pn	Function
0	0	Normal GPIO
1	0	Alternate Output 1
0	1	Alternate Output 2
1	1	Reserved



# 7 Power Supply, Reset and Clock Management

The XC866 provides a range of utility features for secure system performance under critical conditions (e.g., brownout).

The power supply to the core, memories and the peripherals is regulated by the Embedded Voltage Regulator (EVR) that comes with detection circuitries to ensure that the supplied voltages are within the specified operating range. The main voltage and low power voltage regulators in the EVR may be independently switched off to reduce power consumption for the different power saving modes.

At the center of the XC866 clock system is the Clock Generation Unit (CGU), which generates a master clock frequency using the Phase-Locked Loop (PLL) and oscillator units. In-phase synchronized clock signals are derived from the master clock and distributed throughout the system. A programmable clock divider is available for scaling the master clock into lower frequencies for power savings.

# 7.1 Power Supply System with Embedded Voltage Regulator

The XC866 microcontroller requires two different levels of power supply:

- 3.3 V or 5.0 V for the Embedded Voltage Regulator (EVR) and Ports
- 2.5 V for the core, memory, on-chip oscillator, and peripherals

**Figure 7-1** shows the XC866 power supply system. A power supply of 3.3 V or 5.0 V must be provided from the external power supply pin. The 2.5 V power supply for the logic is generated by the EVR. The EVR helps reduce the power consumption of the whole chip and the complexity of the application board design.




Figure 7-1 XC866 Power Supply System



#### **EVR Features:**

- Input voltage (V<sub>DDP</sub>): 3.3 V/5.0 V
- Output voltage (V<sub>DDC</sub>): 2.5 V +/-7.5%
- · Low power voltage regulator provided in power-down mode
- V<sub>DDC</sub> and V<sub>DDP</sub> prewarning detection
- V<sub>DDC</sub> brownout detection

The EVR consists of a main voltage regulator and a low power voltage regulator. In active mode, both voltage regulators are enabled. In power-down mode, the main voltage regulator is switched off, while the low power voltage regulator continues to function and provide power supply to the system with low power consumption.

The EVR has the  $V_{DDC}$  and  $V_{DDP}$  detectors. There are two threshold voltage levels for  $V_{DDC}$  detection: prewarning (2.3 V) and brownout (2.1 V). When  $V_{DDC}$  is below 2.3 V, the  $V_{DDC}$  NMI flag NMISR.FNMIVDD is set and an NMI request to the CPU is activated provided  $V_{DDC}$  NMI is enabled (NMICON.NMIVDD). If  $V_{DDC}$  is below 2.1 V, the brownout reset is activated, putting the microcontroller into a reset state.

For  $V_{DDP}$ , there is only one prewarning threshold of 4.0 V if the external power supply is 5.0 V. When  $V_{DDP}$  is below 4.0 V, the  $V_{DDP}$  NMI flag NMISR.FNMIVDDP is set and an NMI request to the CPU is activated provided  $V_{DDP}$  NMI is enabled (NMICON.NMIVDDP).

If an external power supply of 3.3 V is used, the user must disable  $V_{DDP}$  detector by clearing bit NMICON.NMIVDDP. In power-down mode, the  $V_{DDC}$  detector is switched off while  $V_{DDP}$  detector continues to function.

The EVR also has a power-on reset (POR) detector for  $V_{DDC}$  to ensure correct power up. The voltage level detection of POR is 1.5 V. The monitoring function is used in both active mode and power-down mode. During power up, after  $V_{DDC}$  exceeds 1.5 V, the reset of EVR is extended by a delay that is typically 300  $\mu s$ . In active mode,  $V_{DDC}$  is monitored mainly by the  $V_{DDC}$  detector, and a reset is generated when  $V_{DDC}$  drops below 2.1 V. In power-down mode, the  $V_{DDC}$  is monitored by the POR and a reset is generated when  $V_{DDC}$  drops below 1.5 V.



#### 7.2 Reset Control

The XC866 has five types of resets: power-on reset, hardware reset, watchdog timer reset, power-down wake-up reset, and brownout reset.

When the XC866 is first powered up, the status of certain pins (see **Table 7-2**) must be defined to ensure proper start operation of the device. At the end of a reset sequence, the sampled values are latched to select the desired boot option, which cannot be modified until the next power-on reset or hardware reset. This guarantees stable conditions during the normal operation of the device.

The hardware reset function can be used during normal operation or when the chip is in power-down mode. A reset input pin RESET is provided for the hardware reset.

The Watchdog Timer (WDT) module is also capable of resetting the device if it detects a malfunction in the system.

Another type of reset that needs to be detected is the reset while the device is in power-down mode (i.e., wake-up reset). While the contents of the static RAM are undefined after a power-on reset, they are well defined after a wake-up reset from power-down mode.

A brownout reset is triggered if the V<sub>DDC</sub> supply voltage dips below 2.1 V.

# 7.2.1 Types of Resets

#### 7.2.1.1 Power-On Reset

The supply voltage  $V_{DDP}$  is used to power up the chip. The EVR is the first module in the chip to be reset, which includes:

- 1. Startup of the main voltage regulator and the low power voltage regulator.
- 2. When  $V_{DDP}$  and  $V_{DDC}$  reach the threshold of the  $V_{DDP}$  and  $V_{DDC}$  detectors, the reset of EVR becomes inactive.

In order to power up the system properly, the external reset pin  $\overline{\text{RESET}}$  must be asserted until  $V_{DDC}$  reaches  $0.9^*V_{DDC}$ . The delay of external reset can be realized by an external capacitor at  $\overline{\text{RESET}}$  pin. This capacitor value must be selected so that  $V_{RESET}$  reaches 0.4 V, but not before  $V_{DDC}$  reaches 0.9\*  $V_{DDC}$ 

A typical application example is shown in Figure 7-2.  $V_{DDP}$  capacitor value is 300 nF.  $V_{DDC}$  capacitor value is 220 nF. The capacitor connected to RESET pin is 100 nF.

Typically, the time taken for  $V_{DDC}$  to reach  $0.9*V_{DDC}$  is less than 50  $\mu$ s once  $V_{DDP}$  reaches 2.3V. Hence, based on the condition that 10% to 90%  $V_{DDP}$  (slew rate) is less than 500  $\mu$ s, the RESET pin should be held low for 500  $\mu$ s typically. See Figure 7-3.






Figure 7-2 Reset Circuitry




Figure 7-3 V<sub>DDP</sub>, V<sub>DDC</sub> and V<sub>RESET</sub> during Power-on Reset

When the system starts up, the PLL is disconnected from the oscillator and will run at its base frequency. Once the EVR is stable, provided the oscillator is running, the PLL is connected and the continuous lock detection ensures that PLL starts functioning. Following this, as soon as the system clock is stable, each 4-Kbyte Flash bank will enter the ready-to-read mode.



The status of pins MBC, TMS and P0.0 is latched by the reset. The latched values are used to select the boot options (see Section 7.2.3). A correctly executed reset leaves the system in a defined state. The program execution starts from location  $0000_{\rm H}$ .

Figure 7-4 shows the power-on reset sequence.




Figure 7-4 Power-on Reset

#### 7.2.1.2 Hardware Reset

An external hardware reset sequence is started when the reset input pin RESET is asserted low. To ensure the recognition of the hardware reset, pin RESET must be held low for at least 100 ns. After the RESET pin is deasserted, the reset sequence is the same as the power-on reset sequence, as shown in Figure 7-4. A hardware reset through RESET pin will terminate the idle mode or the power-down mode.

The status of pins MBC, TMS and P0.0 is latched by the reset. The latched value is used to select the boot options (see **Section 7.2.3**).

# 7.2.1.3 Watchdog Timer Reset

The watchdog timer reset is an internal reset. The Watchdog Timer (WDT) maintains a counter that must be refreshed or cleared periodically. If the WDT is not serviced correctly and in time, it will generate an NMI request to the CPU and then reset the device after a predefined time-out period. Bit PMCON0.WDTRST is used to indicate the watchdog timer reset status.

For watchdog timer reset, as the EVR is already stable and PLL lock detection is not needed, the timing for watchdog timer reset is approximately 200  $\mu$ s, which is shorter compared to the other types of resets.

# 7.2.1.4 Power-Down Wake-Up Reset

Power is still applied to the XC866 during power-down mode, as the low power voltage regulator is still operating. If power-down mode is entered appropriately, all important system states will have been preserved in the Flash by software.



If the XC866 is in power-down mode, three options are available to awaken it:

- through RXD
- through EXINT0
- through RXD or EXINT0

Selection of these options is made via the control bit PMCON0.WS. The wake-up from power-down can be with reset or without reset; this is chosen by the PMCON0.WKSEL bit. The wake-up status (with or without reset) is indicated by the PMCON0.WKRS bit.

**Figure 7-5** shows the power-down wake-up reset sequence. The EVR takes approximately 150  $\mu$ s to become stable, which is a shorter time period compared to the power-on reset.




Figure 7-5 Power-down Wake-up Reset

In addition to the above-mentioned three options, the power-down mode can also be exited by the hardware reset through RESET pin.

#### 7.2.1.5 Brownout Reset

In active mode, the  $V_{DDC}$  detector in EVR detects brownout when the core supply voltage  $V_{DDC}$  dips below the threshold voltage  $V_{DDC\_TH}$  (2.1 V). The brownout will cause the device to be reset. In power-down mode, the  $V_{DDC}$  is monitored by the POR in EVR and a reset is generated when  $V_{DDC}$  drops below 1.5 V.

Once the brownout reset takes place, the reset sequence is the same as the power-on reset sequence, as shown in **Figure 7-4**.



#### 7.2.2 Module Reset Behavior

**Table 7-1** lists the functions of the XC866 and the various reset types that affect these functions. The symbol "■" signifies that the particular function is reset to its default state.

Table 7-1 Effect of Reset on Device Functions

Module/ Function	Wake-Up Reset	Watchdog Reset	Hardware Reset	Power-On Reset	Brownout Reset
CPU Core					
Peripherals					
On-Chip Static RAM	Not affected, reliable	Not affected, reliable	Not affected, reliable	Affected, un- reliable	Affected, un- reliable
Oscillator, PLL	•	Not affected			
Port Pins					
EVR	The voltage regulator is switched on	Not affected			
FLASH					
NMI	Disabled	Disabled			

# 7.2.3 Booting Scheme

When the XC866 is reset, it must identify the type of configuration with which to start the different modes once the reset sequence is complete. Thus, boot configuration information that is required for activation of special modes and conditions needs to be applied by the external world through input pins. After power-on reset or hardware reset, the pins MBC, TMS and P0.0 collectively select the different boot options. **Table 7-2** shows the available boot options in the XC866.

Table 7-2 XC866 Boot Selections

MBC	TMS	P0.0	Type of Mode	PC Start Value
1	0	х	User Mode; on-chip OSC/PLL non-bypassed	0000 <sub>H</sub>
0	0	х	BSL Mode; on-chip OSC/PLL non-bypassed	0000 <sub>H</sub>
0	1	0	OCDS Mode <sup>1)</sup> ; on-chip OSC/PLL non-bypassed	0000 <sub>H</sub>
1	1	0	Standalone User (JTAG) Mode <sup>2)</sup> ; on-chip OSC/ PLL non-bypassed (normal)	0000 <sub>H</sub>

<sup>1)</sup> The OCDS mode is not accessible if Flash is protected.

<sup>2)</sup> Normal user mode with standard JTAG (TCK,TDI,TDO) pins for hot-attach purpose.



Reset Value: See Table 7-3

Note: The boot options are only possible for the default setting of UART and JTAG pins.

# 7.2.4 Register Description

#### PMCON0

**Power Mode Control Register 0** 

7	6	5	4	3	2	1	0
0	WDTRST	WKRS	WKSEL	SD	PD	W	5
 r	rwh	rwh	rw	rw	rwh	rw	<u> </u>

### The functions of the shaded bits are not described here

Field	Bits	Type	Description				
ws	[1:0]	rw	<ul> <li>Wake-Up Source Select</li> <li>00 No wake-up is selected.</li> <li>01 Wake-up source RXD (falling edge trigger) is selected.</li> <li>10 Wake-up source EXINTO (falling edge trigger) is selected.</li> <li>11 Wake-up source RXD (falling edge trigger) or EXINTO (falling edge trigger) is selected.</li> </ul>				
WKSEL	4	rw	Wake-Up Reset Select Bit  0 Wake-up without reset  1 Wake-up with reset				
WKRS	5	rwh	Wake-Up Indication Bit  No wake-up occurred.  Wake-up has occurred.  This bit can only be set by hardware and reset by software.				
WDTRST	6	rwh	Watchdog Timer Reset Indication Bit  O No watchdog timer reset occurred.  1 Watchdog timer reset has occurred.  This bit can only be set by hardware and reset by software.				
0	7	r	Reserved Returns 0 if read; should be written with 0.				



Table 7-3 Reset Values of Register PMCON0

Reset Source	Reset Value
Power-on Reset/Hardware Reset/Brownout Reset	0000 0000 <sub>B</sub>
Watchdog Timer Reset	0100 0000 <sub>B</sub>
Power-down Wake-up Reset	0010 0000 <sub>B</sub>



## 7.3 Clock System

The XC866 clock system performs the following functions:

- Acquires and buffers incoming clock signals to create a master clock frequency
- Distributes in-phase synchronized clock signals throughout the system
- Divides a system master clock frequency into lower frequencies for power saving mode

#### 7.3.1 Clock Generation Unit

The Clock Generation Unit (CGU) in the XC866 consists of an oscillator circuit and a Phase-Locked Loop (PLL). In the XC866, the oscillator can be from either of these two sources: the on-chip oscillator (10 MHz) or the external oscillator (4 MHz to 12 MHz). The term "oscillator" is used to refer to both on-chip oscillator and external oscillator, unless otherwise stated. After the reset, the on-chip oscillator will be used by default. The external oscillator can be selected via software. The PLL can convert a low-frequency external clock signal from the oscillator circuit to a high-speed internal clock for maximum performance.

Figure 7-6 shows the block diagram of CGU.




Figure 7-6 CGU Block Diagram



# 7.3.1.1 Functional Description

When the XC866 is powered up, the PLL is disconnected from the oscillator and will run at its VCO base frequency. After the EVR is stable, provided the oscillator is running, the PLL will be connected and the continuous lock detection will ensure that the PLL starts functioning. Once reset has been released, bit OSCR will be set to 1 if the oscillator is running and bit LOCK will be set to 1 if the PLL is locked.

### **Loss-of-Lock Operation**

If the PLL is not the system's clock source (VCOBYP = 1) when the loss of lock is detected, only the lock flag is reset (PLL\_CON.LOCK = 0) and no further action is taken. This allows the PLL parameters to be switched dynamically.

If PLL loses its lock to the oscillator, the PLL Loss-of-Lock NMI flag NMISR.FNMIPLL is set and an NMI request to the CPU is activated if PLL NMI is enabled (NMICON.NMIPLL). In addition, the LOCK flag in PLL\_CON is reset. PLL VCO gradually slows down to its base frequency. Emergency routines can be executed with the XC866 clocked with this base frequency.

The XC866 remains in this loss-of-lock state until the next power-on reset, hardware reset or after a successful lock recovery has been performed.

Note: In PLL loss-of-lock condition, PLL is running in VCO base frequency i.e  $f_{\rm sys} = f_{\rm VCObase}/{\rm K}$ . Flash read operations is possible, but any on-going program or erase operations should be aborted. Before loss-of-lock recovery, no program or erase operation shall be started on the Flash.

# Loss-of-Lock Recovery

If PLL has lost its lock to the oscillator, the PLL can be re-locked by software. The following sequence must be performed:

- 1. Disconnect the oscillator from the PLL (OSCDISC = 1).
- 2. Set the N-divider of the PLL to the value 16 (PLL\_CON.NDIV =  $0010_B$ ).
- 3. Wait until the oscillator is stable.
- 4. Restart the Oscillator Run Detection by setting bit OSC\_CON.ORDRES.

If bit OSC CON.OSCR is set, then:

- 1. Select the VCO bypass mode (VCOBYP = 1).
- 2. Reconnect oscillator to the PLL (OSCDISC = 0).
- 3. Reprogram the NDIV factor to the original value.
- 4. The RESLD bit must be set and the LOCK flag checked. Only if the LOCK flag is set again can the VCO bypass mode be deselected and normal operation resumed.

If neither OSCR nor LOCK is set, emergency measures must be executed. Emergency measures such as a system shut down can be carried out by the user.



### **Changing PLL Parameters**

To change the PLL parameters, first check if the oscillator is running (OSC\_CON.OSCR = 1). In this case:

- 1. Select VCO bypass mode (VCOBYP = 1).
- 2. Connect oscillator to PLL (OSCDISC = 0).
- 3. Program desired NDIV value.
- 4. Wait till the LOCK bit has been set.
- 5. Disable VCO bypass mode.

#### Select the External Oscillator

To select the external oscillator, the following sequence must be performed:

- 1. Select the VCO bypass mode (VCOBYP = 1).
- 2. Disconnect the oscillator from the PLL (OSCDISC = 1).
- 3. External OSC is powered up by resetting bit XPD.
- 4. The source of external oscillator is selected by setting bit OSCSS.
- 5. Wait until the external oscillator is stable (the delay time should be adjusted according to different external oscillators).
- 6. Restart the Oscillator Run Detection by setting bit OSC CON.ORDRES.

#### If bit OSC CON.OSCR is set, then:

- 1. Select the VCO bypass mode (VCOBYP = 1).
- 2. Reconnect oscillator to the PLL (OSCDISC = 0).
- 3. Reprogram the NDIV factor to the required value.
- 4. The RESLD bit must be set and the LOCK flag checked. Only if the LOCK flag is set again, can the VCO bypass mode be deselected and normal operation resumed.

In order to minimize power consumption when the on-chip oscillator is used, XTAL is powered down by setting bit OSC\_CON.XPD. When the external oscillator is used, the on-chip oscillator can be powered down by setting bit OSC\_CON.OSCPD.



#### 7.3.2 Clock Source Control

The clock system provides three ways to generate the system clock:

#### **PLL Base Mode**

The system clock is derived from the VCO base(free running) frequency clock (shown in **Table 7-6**) divided by the K factor.

[7.1]

$$f_{SYS} = f_{VCObase} \times \frac{1}{K}$$

## **Prescaler Mode (VCO Bypass Operation)**

In VCO bypass operation, the system clock is derived from the oscillator clock, divided by the P and K factors.

[7.2]

$$f_{SYS} = f_{OSC} \times \frac{1}{P \times K}$$

#### **PLL Mode**

The system clock is derived from the oscillator clock, divided by the P factor, multiplied by the N factor, and divided by the K factor.

$$f_{SYS} = f_{OSC} \times \frac{N}{P \times K}$$

Table 7-4 shows the settings of bits OSCDISC and VCOBYP for different clock mode selection.

Table 7-4 Clock Mode Selection

OSCDISC	VCOBYP	Clock Working Modes
0	0	PLL Mode
0	1	Prescaler Mode
1	0	PLL Base Mode
1	1	PLL Base Mode

Note: When oscillator clock is disconnected from PLL, the clock mode is PLL Base mode regardless of the setting of VCOBYP bit.

In normal running mode, the system works in the PLL mode.



For different source oscillator, the selection of typical output frequency  $f_{sys} = 80 \text{ MHz}$  is shown in **Table 7-5**.

Table 7-5 System frequency ( $f_{svs}$  = 80 MHz)

Oscillator	fosc	N	Р	K	fsys	
On-chip	10 MHz	16	1	2	80 MHz	
External	10 MHz	16	1	2	80 MHz	
	8 MHz	20	1	2	80 MHz	
	5 MHz	32	1	2	80 MHz	

For the XC866, the values of P and K are fixed to "1" and "2", respectively. In order to obtain the required  $f_{sys}$ , the value of N can be selected by bit NDIV for different oscillator inputs. The output frequency needs to be at 80 MHz.

Table 7-6 shows the VCO ranges in the XC866.

Table 7-6 VCO Ranges

VCOSEL	f <sub>VCOmin</sub>	f <sub>VCOmax</sub>	f <sub>VCOFREEmin</sub>	f <sub>VCOFREEmax</sub>	Unit
0	150	200	20	80	MHz
1	100	150	10	80	MHz

The VCO range can be selected by bit VCOSEL. For  $f_{sys}$  = 80 MHz and K = 2,  $f_{vco}$  =  $f_{sys}$  \*2 = 160 MHz, VCOSEL must be selected to be 0.

# 7.3.3 Clock Management

The Clock Management sub-module generates all clock signals required within the microcontroller from the basic clock. It consists of:

- Basic clock slow down circuitry
- Centralized enable/disable circuit for clock control

**Figure 7-7** shows the clock generation from the system frequency f<sub>sys</sub>. In normal running mode, the typical frequencies of different modules are as follows:

- CPU clock: CCLK, SCLK = 26.7 MHz
- CCU6 clock: FCLK = 26.7 MHz
- Other peripherals: PCLK = 26.7 MHz
- Flash Interface clock: CCLK3 = 80 MHz and CCLK = 26.7 MHz

Furthermore, a clock output (CLKOUT) is available on pin P(0.0) as an alternate output. If bit COUTS = 0, the output clock is from oscillator output frequency; if bit COUTS = 1, the clock output frequency is chosen by the bit field COREL. Under this selection, the clock output frequency can further be divided by 2 using toggle latch (bit TLEN is set to 1), so that the resulting output frequency has 50% duty cycle.



In idle mode, only the CPU clock CCLK is disabled. In power-down mode, CCLK, SCLK, FCLK, CCLK3 and PCLK are all disabled. If slow-down mode is enabled, the clock to the core and peripherals will be divided by a programmable factor that is selected by the bit field CMCON.CLKREL.




Figure 7-7 Clock Generation from f<sub>svs</sub>



# 7.3.4 Register Description

OSC\_CON
OSC Control Register

7	6	5	4	3	2	1	0
	0	1	OSCPD	XPD	oscss	ORDRES	OSCR
	r	•	rw	rw	rw	rwh	rh

Field	Bits	Туре	Description
OSCR	0	rh	Oscillator Run Status Bit This bit shows the state of the oscillator run detection.  O The oscillator is not running.  The oscillator is running.
ORDRES	1	rwh	Oscillator Run Detection Reset  0 No operation  1 The oscillator run detection logic is reset and restarted.  This bit will automatically be reset to 0.
OSCSS	2	rw	Oscillator Source Select  On-chip oscillator is selected.  External oscillator is selected.
XPD	3	rw	XTAL Power-down Control 0 XTAL is not powered down. 1 XTAL is powered down.
OSCPD	4	rw	On-chip OSC Power-down Control  The on-chip oscillator is not powered down.  The on-chip oscillator is powered down.
0	[7:5]	r	Reserved Returns 0 if read; should be written with 0.

Note: The reset value of register OSC\_CON is **0000 1000**<sub>B</sub>. One clock cycle after reset, bit OSCR will be set to 1 if the oscillator is running, then the value **0000 1001**<sub>B</sub> will be observed.

Reset Value: 0010 0000<sub>B</sub>



# Power Supply, Reset and Clock Management

# PLL\_CON PLL Control Register

7	6	5	4	3	2	1	0
	NI	DIV	ı	VCOBYP	OSCDISC	RESLD	LOCK
	r	W		rw	rw	rwh	rh

Field	Bits	Туре	Description	
LOCK	0	rh	PLL Lock Status Flag 0 PLL is not locked. 1 PLL is locked.	
RESLD	1	rwh	Restart Lock Detection Setting this bit will reset the PLL lock status flag and restart the lock detection. This bit will automatically be reset to 0 and thus always be read back as 0.  O No effect Reset lock flag and restart lock detection	
OSCDISC	2	rw	Oscillator Disconnect  Oscillator is connected to the PLL.  Oscillator is disconnected from the PLL.	
VCOBYP	3	rw	PLL VCO Bypass Mode Select  O Normal operation (default)  1 VCO bypass mode (PLL output clock is derived from input clock divided by P- and K-dividers).	




Field	Bits	Туре	Description
Field NDIV	[7:4]	rw	$\begin{array}{lll} \textbf{PLL N-Divider} \\ 0000_B & N=14 \\ 0001_B & N=15 \\ 0010_B & N=16 \\ 0011_B & N=17 \\ 0100_B & N=18 \\ 0101_B & N=19 \\ 0110_B & N=20 \\ 0111_B & N=21 \\ 1000_B & N=24 \\ 1001_B & N=28 \\ 1010_B & N=30 \\ 1011_B & N=32 \\ 1100_B & N=40 \\ 1101_B & N=42 \\ 1110_B & N=45 \\ 1111_B & N=50 \\ \end{array}$ The NDIV bit is a protected bit. When the Protection Scheme (see Chapter 3.4.4.1) is activated, this bit cannot be written directly.

Note: The reset value of register PLL\_CON is **0010 0000**<sub>B</sub>. One clock cycle after reset, bit LOCK will be set to 1 if the PLL is locked, then the value **0010 0001**<sub>B</sub> will be observed.



# **CMCON Clock Control Register**



Field	Bits	Туре	Description
CLKREL	[3:0]	rw	Clock Divider  0000 <sub>B</sub> fsys/1  0001 <sub>B</sub> fsys/2  0010 <sub>B</sub> fsys/4  0011 <sub>B</sub> fsys/8  0100 <sub>B</sub> fsys/16  0101 <sub>B</sub> fsys/32  0110 <sub>B</sub> fsys/64  0111 <sub>B</sub> fsys/128  1000 <sub>B</sub> fsys/256  1001 <sub>B</sub> fsys/512  1010 <sub>B</sub> fsys/1024  1011 <sub>B</sub> fsys/2048  1100 <sub>B</sub> Reserved  1111 <sub>B</sub> Reserved  1111 <sub>B</sub> Reserved
VCOSEL	7	rw	PLL VCO Range Select  O PLL VCO Range is within 150MHz-200MHz.  1 PLL VCO Range is within 100MHz-150MHz.
0	[6:4]	r	Reserved Returns 0 if read; should be written with 0.

Reset Value: 00<sub>H</sub>



# Power Supply, Reset and Clock Management

# **COCON Clock Output Control Register**

7 6 5 4 3 2 1 0

0 TLEN COUTS COREL

Field	Bits	Type	Description
COREL	[3:0]	rw	Clock Output Divider  0000 <sub>B</sub> fsys/2  0001 <sub>B</sub> fsys/3  0010 <sub>B</sub> fsys/4  0011 <sub>B</sub> fsys/5  0100 <sub>B</sub> fsys/6  0101 <sub>B</sub> fsys/8  0110 <sub>B</sub> fsys/9  0111 <sub>B</sub> fsys/10  1000 <sub>B</sub> fsys/12  1001 <sub>B</sub> fsys/18  1011 <sub>B</sub> fsys/20  1100 <sub>B</sub> fsys/24  1101 <sub>B</sub> fsys/32  1110 <sub>B</sub> fsys/36  1111 <sub>B</sub> fsys/40
COUTS	4	rw	Clock Out Source Select  O Oscillator output frequency is selected.  Clock output frequency is chosen by the bit field COREL and the bit TLEN.
TLEN	5	rw	Toggle Latch Enable This bit is only applicable when COUTS is set to 1.  O Toggle Latch is disabled. Clock output frequency is chosen by the bit field COREL.  Toggle Latch is enabled. Clock output frequency is half of the frequency that is chosen by the bit field COREL. The clock output frequency has 50% duty cycle.
0	[7:6]	r	Reserved Returns 0 if read; should be written with 0.



Note: Registers OSC\_CON, PLL\_CON, CMCON, and COCON are not reset during the watchdog timer reset.



# **8** Power Saving Modes

The power saving modes in the XC866 provide flexible power consumption through a combination of techniques, including:

- Stopping the CPU clock
- · Stopping the clocks of individual system components
- · Reducing clock speed of some peripheral components
- Power-down of the entire system with fast restart capability

After a reset, the active mode (normal operating mode) is selected by default (see **Figure 8-1**) and the system runs in the main system clock frequency. From active mode, different power saving modes can be selected by software. They are:

- · Idle mode
- Slow-down mode
- · Power-down mode




Figure 8-1 Transition between Power Saving Modes



# 8.1 Functional Description

This section describes the various power saving modes, their operations, and how they are entered and exited.

#### 8.1.1 Idle Mode

The idle mode is used to reduce power consumption by stopping the core's clock.

In idle mode, the oscillator continues to run, but the core is stopped with its clock disabled. Peripherals whose input clocks are not disabled are still functional. The user should disable the Watchdog Timer (WDT) before the system enters the idle mode; otherwise, it will generate an internal reset when an overflow occurs and thus will disrupt the idle mode. The CPU status is preserved in its entirety; the stack pointer, program counter, program status word, accumulator, and all other registers maintain their data during idle mode. The port pins hold the logical state they had at the time the idle mode was activated.

Software requests idle mode by setting the bit PCON.IDLE to 1.

The system will return to active mode on occurrence of any of the following conditions:

- The idle mode can be terminated by activating any enabled interrupt. The CPU operation is resumed and the interrupt will be serviced. Upon RETI instruction, the core will return to execute the next instruction after the instruction that sets the IDLE bit to 1.
- An external hard reset signal (RESET) is asserted.

#### 8.1.2 Slow-Down Mode

The slow-down mode is used to reduce power consumption by decreasing the internal clock in the device.

The slow-down mode is activated by setting the bit SD in SFR PMCON0. The bit field CMCON.CLKREL is used to select a different slow-down frequency. The CPU and peripherals are clocked at this lower frequency. The slow-down mode is terminated by clearing bit SD.

The slow-down mode can be combined with the idle mode by performing the following sequence:

- 1. The slow-down mode is activated by setting the bit PMCON0.SD.
- 2. The idle mode is activated by setting the bit PCON.IDLE.

There are two ways to terminate the combined idle and slow-down modes:

The idle mode can be terminated by activation of any enabled interrupt. CPU
operation is resumed, and the interrupt will be serviced. The next instruction to be
executed after the RETI instruction will be the one following the instruction that had
set the bit IDLE. Nevertheless, the slow-down mode stays enabled and if required



termination must be done by clearing the bit SD in the corresponding interrupt service routine or at any point in the program where the user no longer requires the slow-down mode.

 The other way of terminating the combined idle and slow-down mode is through a hardware reset.

#### 8.1.3 Power-down Mode

In power-down mode, the oscillator and the PLL are turned off. The FLASH is put into the power-down mode. The main voltage regulator is switched off, but the low power voltage regulator continues to operate. Therefore, all functions of the microcontroller are stopped and only the contents of the FLASH, on-chip RAM, XRAM and the SFRs are maintained. The port pins hold the logical state they had when the power-down mode was activated. For the digital ports, the user must take care from external side that the ports are not floating in power-down mode. This can be done with external pull-up/pull-down or putting the port to output.

In power-down mode, the clock is turned off. Hence, it cannot be awakened by an interrupt or by the WDT. It is awakened only when it receives an external wake-up signal or reset signal.

#### **Entering Power-down Mode**

Software requests power-down mode by setting the bit PMCON0.PD to 1.

Two NOP instructions must be inserted after the bit PMCON0.PD is set to 1. This ensures the first instruction (after two NOP instructions) is executed correctly after wake-up from power-down mode.

If the external wake-up from power-down is used, software must prepare the external environment of the XC866 to trigger one of these signals under the appropriate conditions before entering power-down mode. A wake-up circuit is used to detect a wake-up signal and activate the power-up. During power-down, this circuit remains active. It does not depend on any clocks. Exit from power-down mode can be achieved by applying a falling edge trigger to the:

- EXINT0 pin
- RXD pin
- RXD pin or EXINT0 pin

The wake-up source can be selected by the bit WS of the PMCON0 register. The wake-up with reset or without reset is selected by bit PMCON0.WKSEL. The wake-up source and wake-up type must be selected before the system enters the power-down mode.



#### **Exiting Power-down Mode**

If power-down mode is exited via a hardware reset, the device is put into the hardware reset state.

When the wake-up source and wake-up type have been selected prior to entering power-down mode, the power-down mode can be exited via EXINT0 pin/RXD pin.

Bit MODPISEL.URRIS is used to select one of the two RXD inputs and bit MODPISEL.EXINTOIS is used to select one of the two EXINTO inputs.

If bit WKSEL was set to 1 before entering power-down mode, the system will execute a reset sequence similar to the power-on reset sequence. Therefore, all port pins are put into their reset state and will remain in this state until they are affected by program execution.

If bit WKSEL was cleared to 0 before entering power-down mode, a fast wake-up sequence is used. The port pins continue to hold their state which was valid during power-down mode until they are affected by program execution.

The wake-up from power-down without reset undergoes the following procedure:

- 1. In power-down mode, EXINT0 pin/RXD pin must be held at high level.
- 2. Power-down mode is exited when EXINT0 pin/RXD pin goes low for at least 100 ns.
- 3. The main voltage regulator is switched on and takes approximately 150  $\mu$ s to become stable.
- 4. The on-chip oscillator and the PLL are started. Typically, the on-chip oscillator takes approximately 500 ns to stabilize. The PLL will be locked within 200  $\mu$ s after the on-chip oscillator clock is detected for stable nominal frequency.
- 5. Subsequently, the FLASH will enter ready-to-read mode. This does not require the typical 160  $\mu s$  as is the case for the normal reset. The timing for this part can be ignored.
- 6. The CPU operation is resumed. If wake-up source is EXINT0 pin, the interrupt will be serviced if EXINT0 is enabled before entering power-down mode. Upon RETI instruction, the core will return to execute the next instruction after the instruction that sets the PD bit. If wake-up source is RXD pin, the core will return to execute the next instruction after the instruction which sets the PD bit.

# 8.1.4 Peripheral Clock Management

The amount of reduction in power consumption that can be achieved by this feature depends on the number of peripherals running. Peripherals that are not required for a particular functionality can be disabled by gating off the clock inputs. For example, in idle mode, if all timers are stopped, and ADC, CCU6 and the serial interfaces are not running, maximum power reduction can be achieved. However, the user must take care when determining which peripherals should continue running and which must be stopped during active and idle modes.



The ADC, SSC, CCU6 and Timer 2 can be disabled (clock is gated off) by setting the corresponding bit in the PMCON1 register. Furthermore, the analog part of the ADC module may be disabled by resetting the GLOBCTR.ANON bit. This feature causes the generation of  $f_{ADCI}$  to be stopped and allows a reduction in power consumption when no conversion is needed.

In order to save power consumption when the on-chip oscillator is used, XTAL should be powered down by setting bit OSC\_CON.XPD. When the external oscillator is used, the on-chip oscillator can be powered down by setting bit OSC\_CON.OSCPD.



Reset Value: See Table 8-1

# 8.2 Register Description

#### PMCON0

Power Mode Control Register 0

7	6	5	4	3	2	1	0
0	WDTRST	WKRS	WKSEL	SD	PD	ws	
r	rwh	rwh	rw	rw	rwh	rw	



### The functions of the shaded bits are not described here

Field	Bits	Type	Description
ws	[1:0]	rw	<ul> <li>Wake-up Source Select</li> <li>00 No wake-up is selected.</li> <li>01 Wake-up source RXD (falling edge trigger) is selected.</li> <li>10 Wake-up source EXINTO (falling edge trigger) is selected.</li> <li>11 Wake-up source RXD (falling edge trigger) or EXINTO (falling edge trigger) is selected.</li> </ul>
PD	2	rwh	Power-down Enable Bit Setting this bit will cause the chip to enter power-down mode. It is reset by wake-up circuit. The PD bit is a protected bit. When the Protection Scheme (see Chapter 3.4.4.1) is activated, this bit cannot be written directly.
SD	3	rw	Slow-down Enable Bit Setting this bit will cause the chip to enter slow-down mode. It is reset by the user. The SD bit is a protected bit. When the Protection Scheme is activated, this bit cannot be written directly.
WKSEL	4	rw	Wake-up Reset Select Bit  0 Wake-up without reset  1 Wake-up with reset



Field	Bits	Туре	Description
WKRS	5	rwh	Wake-up Indication Bit  0 No wake-up occurred.  1 Wake-up has occurred.  This bit can only be set by hardware and reset by software.
0	7	r	Reserved Returns 0 if read; should be written with 0.

# Table 8-1 Reset Values of Register PMCON0

Reset Source	Reset Values
Power-on Reset/Hardware Reset/Brownout Reset	0000 0000 <sub>B</sub>
Watchdog Timer Reset	0100 0000 <sub>B</sub>
Power-down Wake-up Reset	0010 0000 <sub>B</sub>

# PCON Power Control Register

7 6 3 2 1 0 5 **SMOD** 0 GF1 GF<sub>0</sub> 0 **IDLE** rw rw rw rw

# The functions of the shaded bits are not described here

Field	Bits	Туре	Description
IDLE	0	rw	Idle Mode Enable  0 Do not enter idle mode  1 Enter idle mode
0	1,[6:4]	r	Reserved Returns 0 if read; should be written with 0.


Reset Value: 00<sub>H</sub>



Reset Value: 00<sub>H</sub>

#### **MODPISEL**

# **Peripheral Input Select Register**





#### The functions of the shaded bits are not described here

Field	Bits	Туре	Description
URRIS	0	rw	UART Receive Input Select  UART Receiver Input RXD_0 is selected.  UART Receiver Input RXD_1 is selected.
EXINT0IS	1	rw	External Interrupt 0 Input Select  0 External Interrupt Input EXINT0_0 is selected.  1 External Interrupt Input EXINT0_1 is selected.
0	[3:2], [7:6]	r	Reserved Returns 0 if read; should be written with 0.

#### PMCON1

# **Power Mode Control Register 1**

7	•	6	5	4	3	2	1	0
	-		0		T2_DIS	CCU_DIS	SSC_DIS	ADC_DIS
	•		r	•	rw	rw	rw	rw

Field	Bits	Туре	Description
ADC_DIS	0	rw	ADC Disable Request. Active high.  O ADC is in normal operation (default).  ADC is disabled.
SSC_DIS	1	rw	SSC Disable Request. Active high.  O SSC is in normal operation (default).  SSC is disabled.


Reset Value: 00<sub>H</sub>



Reset Value: 00<sub>H</sub>

Field	Bits	Туре	Description
CCU_DIS	2	rw	CCU6 Disable Request. Active High.  CCU6 is in normal operation (default).  CCU6 is disabled.
T2_DIS	3	rw	Timer 2 Disable Request. Active High.  O Timer 2 is in normal operation (default).  Timer 2 is disabled.
0	[7:4]	r	Reserved Returns 0 if read; should be written with 0.

# ADC\_GLOBCTR Global Control Register




#### The functions of the shaded bits are not described here

Field	Bits	Туре	Description
ANON	7	rw	Analog Part Switched On This bit enables the analog part of the ADC module and defines its operation mode.  O The analog part is switched off and conversions are not possible.  To achieve minimal power consumption, the internal analog circuitry is in its power-down state and the generation of f <sub>ADCI</sub> is stopped.  The analog part of the ADC module is switched on and conversions are possible.  The automatic power-down capability of the analog part is disabled.
0	[3:0]	r	Reserved Returns 0 if read; should be written with 0.



OSC\_CON
OSC Control Register



7	6	5	4	3	2	1	0
	0	1	OSCPD	XPD	oscss	ORDRES	OSCR
	r		rw	rw	rw	rwh	rh



### The functions of the shaded bits are not described here

Field	Bits	Type	Description
XPD	3	rw	XTAL Power-down Control 0 XTAL is not powered down. 1 XTAL is powered down.
OSCPD	4	rw	On-chip OSC Power-down Control  The on-chip oscillator is not powered down.  The on-chip oscillator is powered down.
0	[7:5]	r	Reserved Returns 0 if read; should be written with 0.



# 9 Watchdog Timer

The Watchdog Timer (WDT) provides a highly reliable and secure way to detect and recover from software or hardware failures. The WDT is reset at a regular interval that is predefined by the user. The CPU must service the WDT within this interval to prevent the WDT from causing an XC866 system reset. Hence, routine service of the WDT confirms that the system is functioning properly. This ensures that an accidental malfunction of the XC866 will be aborted in a user-specified time period. In debug mode, the WDT is suspended and stops counting. Therefore, there is no need to refresh the WDT during debugging.

#### Features:

- 16-bit Watchdog Timer
- · Programmable reload value for upper 8 bits of timer
- Programmable window boundary
- Selectable input frequency of f<sub>PCLK</sub>/2 or f<sub>PCLK</sub>/128



### 9.1 Functional Description

The Watchdog Timer (WDT) is a 16-bit timer, which is incremented by a count rate of  $f_{PCLK}/2$  or  $f_{PCLK}/128$ . This 16-bit timer is realized as two concatenated 8-bit timers. The upper 8 bits of the WDT can be preset to a user-programmable value via a watchdog service access in order to modify the watchdog expire time period. The lower 8 bits are reset on each service access. **Figure 9-1** shows the block diagram of the WDT unit.




Figure 9-1 WDT Block Diagram

If the WDT is enabled by setting bit WDTEN to 1, the timer is set to a user-defined start value and begins counting up. It must be serviced before the counter overflows. Servicing is performed through the refresh operation (setting bit WDTRS to 1). This reloads the timer with the start value, and normal operation continues.

If the WDT is not serviced before the timer overflows, a system malfunction is assumed and normal mode is terminated. A WDT NMI request (FNMIWDT) is then asserted and prewarning is entered. The prewarning lasts for  $30_{\rm H}$  count. During the prewarning period, refreshing of the WDT is ignored and the WDT cannot be disabled. A reset (WDTRST) of the XC866 is imminent and can no longer be avoided. The occurrence of a WDT reset is indicated by the bit WDTRST, which is set to 1 once hardware detects the assertion of the signal WDTRST. If refresh happens at the same time an overflow occurs, WDT will not go into prewarning period.

The WDT must be serviced periodically so that its count value will not overflow. Servicing the WDT clears the low byte and reloads the high byte with the preset value in bit field WDTREL. Servicing the WDT also clears the bit WDTRS.

The WDT has a "programmable window boundary", which disallows any refresh during the WDT's count-up. A refresh during this window-boundary constitutes an invalid



access to the WDT and causes the WDT to activate WDTRST, although no NMI request is generated in this instance. The window boundary is from  $0000_{\rm H}$  to the value obtained from the concatenation of WDTWINB and  $00_{\rm H}$ . This feature can be enabled by WINBEN.

After being serviced, the WDT continues counting up from the value (<WDTREL> \*  $2^8$ ). The time period for an overflow of the WDT is programmable in two ways:

- the input frequency to the WDT can be selected via bit WDTIN in register WDTCON to be either f<sub>PCI K</sub>/2 or f<sub>PCI K</sub>/128.
- the reload value WDTREL for the high byte of WDT can be programmed in register WDTREL.

The period P<sub>WDT</sub> between servicing the WDT and the next overflow can be determined by the following formula:

[9.1]

$$P_{WDT} = \frac{2^{(1+WDTIN\times6)}\times(2^{16}-WDTREL\times2^{8})}{f_{PCLK}}$$

If the Window-Boundary Refresh feature of the WDT is enabled, the period  $P_{WDT}$  between servicing the WDT and the next overflow is shortened if WDTWINB is greater than WDTREL. See also **Figure 9-2**. This period can be calculated by the same formula by replacing WDTREL with WDTWINB. In order for this feature to be useful, WDTWINB cannot be smaller than WDTREL.




Figure 9-2 WDT Timing Diagram



**Table 9-1** lists the possible ranges for the watchdog time that can be achieved using a certain module clock. Some numbers are rounded to 3 significant digits.

Table 9-1 Watchdog Time Ranges

Reload value	Prescaler for f <sub>PCLK</sub>						
in WDTREL	2 (WDTIN = 0)	128 (WDTIN = 1)					
	26.7 MHz	26.7 MHz					
FF <sub>H</sub>	19.2 μs	1.23 ms					
FF <sub>H</sub> 7F <sub>H</sub>	2.48 ms	159 ms					
00 <sub>H</sub>	4.92 ms	315 ms					

Note: For safety reasons, the user is advised to rewrite WDTCON each time before the WDT is serviced.



# 9.2 Register Map

The WDT SFRs are located in the mapped SFR area. **Table 9-2** lists the addresses of these SFRs.


Table 9-2 SFR Address List

Address	Name
BB <sub>H</sub>	WDTCON
BB <sub>H</sub> BC <sub>H</sub> BD <sub>H</sub>	WDTREL
BD <sub>H</sub>	WDTWINB
BE <sub>H</sub>	WDTL
BF <sub>H</sub>	WDTH

# 9.3 Register Description

The current count value of the WDT is contained in the Watchdog Timer Register WDT, which is a non-bitaddressable read-only register. The operation of the WDT is controlled by its bitaddressable WDT Control Register WDTCON. This register also selects the input clock prescaling factor. The register WDTREL specifies the reload value for the high byte of the timer.

# WDTREL Watchdog Timer Reload Register



Field	Bits	Туре	Description
WDTREL	[7:0]	rw	Watchdog Timer Reload Value (for the high byte of WDT) A new reload value can be written to WDTREL and this value is loaded to the upper 8 bits of the WDT upon the enabling of the timer or the next service for refresh.

Reset Value: 00<sub>H</sub>



Reset Value: 00<sub>H</sub>

### WDTCON

Watchdog	Timer	Control	Register
----------	-------	---------	----------

7	6	5	4	3	2	1	0
0		WINBEN	WDTPR	0	WDTEN	WDTRS	WDTIN
r		rw	rh	r	rw	rwh	rw


Field	Bits	Type	Description
WDTIN	0	rw	Watchdog Timer Input Frequency Selection  Input frequency is f <sub>PCLK</sub> /2.  Input frequency is f <sub>PCLK</sub> /128.
WDTRS	1	rwh	WDT Refresh Start Active high. Set to start refresh operation on the WDT. Cleared automatically by hardware.
WDTEN	2	rw	WDT Enable 0 WDT is disabled. 1 WDT is enabled. WDTEN is a protected bit. If the Protection Scheme (see Chapter 3.4.4.1) is activated, then this bit cannot be written directly.
WDTPR	4	rh	<ul> <li>Watchdog Prewarning Mode Flag</li> <li>0 Normal mode (default after reset)</li> <li>1 The Watchdog is operating in prewarning mode.</li> <li>This bit is set to 1 when a Watchdog error is detected. The WDT has issued an NMI trap and is in prewarning mode. A reset of the chip occurs after the prewarning period has expired.</li> </ul>
WINBEN	5	rw	<ul> <li>Watchdog Window-Boundary Enable</li> <li>Watchdog Window-Boundary feature is disabled (default).</li> <li>Watchdog Window-Boundary feature is enabled.</li> </ul>
0	3, [7:6]	r	Reserved Returns 0 if read; should be written with 0.








Reset Value: 00<sub>H</sub>



#### **WDTH**



Reset Value: 00<sub>H</sub>




Field	Bits	Туре	Description
WDT	[7:0] of WDTL, [7:0] of WDTH	rh	Watchdog Timer Current Value

#### **WDTWINB**

**Watchdog Window-Boundary Count** 

Reset Value: 00<sub>H</sub>



Field	Bits	Туре	Description
WDTWINB	[7:0]	rw	Watchdog Window-Boundary Count Value This value is programmable. The WDT cannot do a refresh within the Window Boundary range from 0000 <sub>H</sub> to the value obtained from the concatenation of WDTWINB and 00 <sub>H</sub> , as it would cause WDTRST to be asserted. WDTWINB is matched to WDTH.



Reset Value: See Table 8-1

# PMCON0

# Power Mode Control Register 0

	7	6	5	4	3	2	1	0
	0	WDTRST	WKRS	WKSEL	SD	PD	W	5
-	r	rwh	rwh	rw	rw	rwh	rw	<u> </u>



#### The functions of the shaded bits are not described here

Field	Bits	Туре	Description	
WDTRST	6	rwh	Watchdog Timer Reset Indication Bit  No WDT reset has occurred.  WDT reset has occurred.	
0	7	r	Reserved Returns 0 if read; should be written with 0.	



# 10 Serial Interfaces

The XC866 contains two serial interfaces, the Universal Asynchronous Receiver/ Transmitter (UART) and the High-Speed Synchronous Serial Interface (SSC), for serial communication with external devices. Additionally, the UART can be used to support the Local Interconnect Network (LIN) protocol.

#### **UART Features:**

- · Full-duplex asynchronous modes
  - 8-bit or 9-bit data frames, LSB first
  - fixed or variable baud rate
- · Receive buffered
- Multiprocessor communication
- · Interrupt generation on the completion of a data transmission or reception

#### LIN Features:

Master and slave mode operation

#### **SSC Features:**

- Master and slave mode operation
  - Full-duplex or half-duplex operation
- · Transmit and receive buffered
- Flexible data format
  - Programmable number of data bits: 2 to 8 bits
  - Programmable shift direction: LSB or MSB shift first
  - Programmable clock polarity: idle low or high state for the shift clock
  - Programmable clock/data phase: data shift with leading or trailing edge of the shift clock
- · Variable baud rate
- Compatible with Serial Peripheral Interface (SPI)
- Interrupt generation
  - On a transmitter empty condition
  - On a receiver full condition
  - On an error condition (receive, phase, baud rate, transmit error)



#### 10.1 UART

The UART provides a full-duplex asynchronous receiver/transmitter, i.e., it can transmit and receive simultaneously. It is also receive-buffered, i.e., it can commence reception of a second byte before a previously received byte has been read from the receive register. However, if the first byte still has not been read by the time reception of the second byte is complete, one of the bytes will be lost.

#### 10.1.1 UART Modes

The UART can be used in four modes. In mode 0, it operates as an 8-bit shift register. In mode 1, it operates as an 8-bit serial port. In modes 2 and 3, it operates as a 9-bit serial port. The only difference between mode 2 and mode 3 is the baud rate, which is fixed in mode 2 but variable in mode 3. The variable baud rate is set by either the underflow rate on the dedicated baud-rate generator, or by the overflow rate on Timer 1.

The different modes are selected by setting bits SM0 and SM1 to their corresponding values, as shown in **Table 10-1**.

		_		
	SM0	SM1	Operating Mode	Baud Rate
	0	0	Mode 0: 8-bit shift register	f <sub>PCLK</sub> /2
	0	1	Mode 1: 8-bit shift UART	Variable
	1	0	Mode 2: 9-bit shift UART	f <sub>PCLK</sub> /64 or f <sub>PCLK</sub> /32
_	1	1	Mode 3: 9-bit shift UART	Variable

Table 10-1 UART Modes

# 10.1.1.1 Mode 0, 8-Bit Shift Register, Fixed Baud Rate

In mode 0, the serial port behaves as an 8-bit shift register. Data is shifted in through RXD, and out through RXDO, while the TXD line is used to provide a shift clock which can be used by external devices to clock data in and out.

The transmission cycle is activated by a write to SBUF. One machine cycle later, the data has been written to the transmit shift register with a 1 at the 9th bit position. For the next seven machine cycles, the contents of the transmit shift register are shifted right one position and a zero shifted in from the left so that when the MSB of the data byte is at the output position, it has a 1 and a sequence of zeros to its left. The control block then executes one last shift before setting the TI bit.

Reception is started by the condition REN = 1 and RI = 0. At the start of the reception cycle,  $11111110_B$  is written to the receive shift register. In each machine cycle that follows, the contents of the shift register are shifted left one position and the value sampled on the RXD line in the same machine cycle is shifted in from the right. When



the 0 of the initial byte reaches the leftmost position, the control block executes one last shift, loads SBUF and sets the RI bit.

The baud rate for the transfer is fixed at  $f_{PCLK}/2$  where  $f_{PCLK}$  is the input clock frequency, i.e. one bit per machine cycle.

#### 10.1.1.2 Mode 1, 8-Bit UART, Variable Baud Rate

In mode 1, the UART behaves as an 8-bit serial port. A start bit (0), 8 data bits, and a stop bit (1) are transmitted on TXD or received on RXD at a variable baud rate.

The transmission cycle is activated by a write to SBUF. The data is transferred to the transmit register and a 1 is loaded to the 9th bit position (as in mode 0). At phase 1 of the machine cycle after the next rollover in the divide-by-16 counter, the start bit is copied to TXD, and data is activated one bit time later. One bit time after the data is activated, the data starts getting shifted right with zeros shifted in from the left. When the MSB gets to the output position, the control block executes one last shift and sets the TI bit.

Reception is started by a high to low transition on RXD (sampled at 16 times the baud rate). The divide-by-16 counter is then reset and 1111  $1111_B$  is written to the receive register. If a valid start bit (0) is then detected (based on two out of three samples), it is shifted into the register followed by 8 data bits. If the transition is not followed by a valid start bit, the controller goes back to looking for a high to low transition on RXD. When the start bit reaches the leftmost position, the control block executes one last shift, then loads SBUF with the 8 data bits, loads RB8 (SCON.2) with the stop bit, and sets the RI bit, provided RI = 0, and either SM2 = 0 (see Section 10.1.2) or the received stop bit = 1. If none of these conditions is met, the received byte is lost.

The associated timings for transmit/receive in mode 1 are illustrated in Figure 10-1.






Figure 10-1 Serial Interface, Mode 1, Timing Diagram



#### 10.1.1.3 Mode 2, 9-Bit UART, Fixed Baud Rate

In mode 2, the UART behaves as a 9-bit serial port. A start bit (0), 8 data bits plus a programmable 9th bit and a stop bit (1) are transmitted on TXD or received on RXD. The 9th bit for transmission is taken from TB8 (SCON.3) while for reception, the 9th bit received is placed in RB8 (SCON.2).

The transmission cycle is activated by a write to SBUF. The data is transferred to the transmit register and TB8 is copied into the 9th bit position. At phase 1 of the machine cycle following the next rollover in the divide-by-16 counter, the start bit is copied to TXD and data is activated one bit time later. One bit time after the data is activated, the data starts shifting right. For the first shift, a stop bit (1) is shifted in from the left and for subsequent shifts, zeros are shifted in. When the TB8 bit gets to the output position, the control block executes one last shift and sets the TI bit.

Reception is started by a high to low transition on RXD (sampled at 16 times the baud rate). The divide-by-16 counter is then reset and 1111 1111 $_{\rm B}$  is written to the receive register. If a valid start bit (0) is then detected (based on two out of three samples), it is shifted into the register followed by 8 data bits. If the transition is not followed by a valid start bit, the controller goes back to looking for a high to low transition on RXD. When the start bit reaches the leftmost position, the control block executes one last shift, then loads SBUF with the 8 data bits, loads RB8 (SCON.2) with the 9th data bit, and sets the RI bit, provided RI = 0, and either SM2 = 0 (see Section 10.1.2) or the 9th bit = 1. If none of these conditions is met, the received byte is lost.

The baud rate for the transfer is either  $f_{PCLK}/64$  or  $f_{PCLK}/32$ , depending on the setting of the top bit (SMOD) of the PCON (Power Control) register, which acts as a Double Baud Rate selector.

### 10.1.1.4 Mode 3, 9-Bit UART, Variable Baud Rate

Mode 3 is the same as mode 2 in all respects except that the baud rate is variable.

In all modes, transmission is initiated by any instruction that uses SBUF as a destination register. Reception is initiated in the modes by the incoming start bit if REN = 1.

The serial interface also provides interrupt requests when transmission or reception of the frames has been completed. The corresponding interrupt request flags are TI or RI, respectively. If the serial interrupt is not used (i.e., serial interrupt not enabled), TI and RI can also be used for polling the serial interface.

The associated timings for transmit/receive in modes 2 and 3 are illustrated in Figure 10-2.






Figure 10-2 Serial Interface, Modes 2 and 3, Timing Diagram



### 10.1.2 Multiprocessor Communication

Modes 2 and 3 have a special provision for multiprocessor communication using a system of address bytes with bit 9 = 1 and data bytes with bit 9 = 0. In these modes, 9 data bits are received. The 9th data bit goes into RB8. The communication always ends with one stop bit. The port can be programmed such that when the stop bit is received, the serial port interrupt will be activated only if RB8 = 1.

This feature is enabled by setting bit SM2 in SCON. One of the ways to use this feature in multiprocessor systems is described in the following paragraph.

When the master processor wants to transmit a block of data to one of several slaves, it first sends out an address byte that identifies the target slave. An address byte differs from a data byte in that the 9th bit is 1 in an address byte and 0 in a data byte. With SM2 = 1, no slave will be interrupted by a data byte. An address byte, however, will interrupt all slaves, so that each slave can examine the received byte and see if it is being addressed. The addressed slave will clear its SM2 bit and prepare to receive the data bytes that will be coming. The slaves that were not being addressed retain their SM2s as set and ignore the incoming data bytes.

Bit SM2 has no effect in mode 0. SM2 can be used in mode 1 to check the validity of the stop bit. In a mode 1 reception, if SM2 = 1, the receive interrupt will not be activated unless a valid stop bit is received.

# 10.1.3 Register Description

The UART uses two Special Function Registers (SFRs), SCON and SBUF. SCON is the control register and SBUF is the data register. On reset, both SCON and SBUF return 00<sub>H</sub>. The serial port control and status register is the SFR SCON. This register contains not only the mode selection bits, but also the 9th data bit for transmit and receive (TB8 and RB8) and the serial port interrupt bits (TI and RI).

SBUF is the receive and transmit buffer of the serial interface. Writing to SBUF loads the transmit register and initiates transmission. This register is used for both transmit and receive data. Transmit data is written to this location and receive data is read from this location, but the two paths are independent.


Reading out SBUF accesses a physically separate receive register.



Reset Value: 00<sub>H</sub>

# SBUF





Field	Bits	Туре	Description
VAL	[7:0]	rwh	Serial Interface Buffer Register

#### **SCON**

# **Serial Channel Control Register**

7	6	5	4	3	2	1	0
SM0	SM1	SM2	REN	TB8	RB8	TI	RI
rw	rw	rw	rw	rw	rwh	rwh	rwh

Field	Bits	Type	Description				
RI	0	rwh	Receive Interrupt Flag This is set by hardware at the end of the 8th bit on mode 0, or at the half point of the stop bit in modes 1, 2, and 3. Must be cleared by software.				
TI	1	rwh	Transmit Interrupt Flag This is set by hardware at the end of the 8th bit in mode 0, or at the beginning of the stop bit in mod 1, 2, and 3. Must be cleared by software.				
RB8	2	rwh	Serial Port Receiver Bit 9 In modes 2 and 3, this is the 9th data bit received. In mode 1, this is the stop bit received. In mode 0, this bit is not used.				
TB8	3	rw	Serial Port Transmitter Bit 9 In modes 2 and 3, this is the 9th data bit sent.				
REN	4	rw	Enable Receiver of Serial Port  O Serial reception is disabled.  Serial reception is enabled.				



Field	Bits	Туре	Description					
SM2	5	rw	In mo	Enable Serial Port Multiprocessor Communication in Modes 2 and 3 In mode 2 or 3, if SM2 is set to 1, RI will not be activated if the received 9th data bit (RB8) is 0. In mode 1, if SM2 is set to 1, RI will not be activated if a valid stop bit (RB8) was not received. In mode 0, SM2 should be 0.				
SM1 SM0	6 7	rw	Serial Port Operating Mode Selection					
			SM0	SM1	Selected operating mode			
			0	0	Mode 0: 8-bit shift register, fixed baud rate (f <sub>PCLK</sub> /2)			
			0	1	Mode 1: 8-bit UART, variable baud rate			
			1	0	Mode 2: 9-bit UART, fixed baud rate (f <sub>PCLK</sub> /64 or f <sub>PCLK</sub> /32)			
		1	1	Mode 3: 9-bit UART, variable baud rate				



#### 10.1.4 Baud Rate Generation

There are several ways to generate the baud rate clock for the serial port, depending on the mode in which it is operating.

The baud rates in modes 0 and 2 are fixed, so they use the

Fixed clock, (see Section 10.1.4.1)

In modes 1 and 3, the variable baud rate can be generated using either one of the following:

- Dedicated baud-rate generator (see Section 10.1.4.2), or
- Timer 1 (see Section 10.1.4.3)

The selection between the different variable baud rate sources is performed by bit BGS in register FDCON.

#### 10.1.4.1 Fixed Clock

The baud rates in modes 0 and 2 are fixed. However, while the baud rate in mode 0 can only be  $f_{PCLK}/2$ , the baud rate in mode 2 can be selected as either  $f_{PCLK}/64$  or  $f_{PCLK}/32$  depending on bit SMOD. Bit SMOD in the PCON register acts as a double baud rate selector in modes 1, 2 and 3. In modes 1 and 3, only the variable baud rate supplied by Timer 1 is dependent on SMOD. The baud rate supplied by the dedicated baud-rate generator is independent of SMOD.

"Baud rate clock" and "baud rate" must be distinguished from each other. The serial interface requires a clock rate that is 16 times the baud rate for internal synchronization. Therefore, the dedicated baud-rate generator and Timer 1 must provide a "baud rate clock" to the serial interface where it is divided by 16 to obtain the actual "baud rate". The abbreviation  $f_{PCLK}$  refers to the input clock frequency.

# PCON Power Control Register

6 5 3 2 0 7 **SMOD** 0 GF1 GF<sub>0</sub> 0 **IDLE** rw rw rw rw



The functions of the shaded bits are not described here

Reset Value: 00<sub>H</sub>



Field	Bits	Туре	Description
SMOD	7	rw	<ul> <li>Double Baud Rate Enable</li> <li>Do not double the baud rate of serial interface in modes 1, 2 and 3.</li> <li>Double the baud rate of serial interface in mode 2, and in modes 1 and 3 only if Timer 1 is used as variable baud rate source.</li> </ul>
0	1,[6:4]	r	Reserved Returns 0 if read; should be written with 0.

#### Baud rate in Mode 2

The baud rate in mode 2 is dependent on the value of bit SMOD in the PCON register. If SMOD = 0 (value after reset), the baud rate is 1/64 of the input clock frequency  $f_{PCLK}$ . If SMOD = 1, the baud rate is 1/32 of  $f_{PCLK}$ .

[10.1]

Mode 2 band rate= 
$$\frac{2^{\text{SMOD}}}{64} \times f_{\text{PCLK}}$$

#### 10.1.4.2 Dedicated Baud-rate Generator

The baud-rate generator is based on a programmable 8-bit reload value, and includes divider stages (i.e., prescaler and fractional divider) for generating a wide range of baud rates based on its input clock  $f_{PCLK}$ .

The baud rate timer is a count-down timer and is clocked by either the output of the fractional divider ( $f_{MOD}$ ) if the fractional divider is enabled (FDCON.FDEN = 1), or the output of the prescaler ( $f_{DIV}$ ) if the fractional divider is disabled (FDEN = 0). For baud rate generation, the fractional divider must be configured to fractional divider mode (FDCON.FDM = 0). This allows the baud rate control run bit BCON.R to be used to start or stop the baud rate timer. At each timer underflow, the timer is reloaded with the 8-bit reload value in register BG and one clock pulse is generated for the serial channel.

Enabling the fractional divider in normal divider mode (FDEN = 1 and FDM = 1) stops the baud rate timer and nullifies the effect of bit BCON.R.

Register BG is a dual-function Baud-rate Generator/Reload register. Reading from BG returns the timer's contents, while writing to BG causes an auto-reload of its contents into the baud rate timer if BCON.R = 1. If BCON.R = 0 at the time a write operation to BG occurs, the auto-reload action will be delayed until the first instruction cycle after setting BCON.R.






Figure 10-3 Baud-rate Generator Circuitry

The baud rate (f<sub>BR</sub>) value is dependent on the following parameters:

- Input clock f<sub>PCLK</sub>
- Prescaling factor (2<sup>BRPRE</sup>) defined by bit field BRPRE in register BCON
- Fractional divider (STEP/256) defined by register FDSTEP (to be considered only if fractional divider is enabled and operating in fractional divider mode)
- · 8-bit reload value (BR VALUE) for the baud rate timer defined by register BG

The following formulas calculate the final baud rate without (see **Equation [10.2]**) and with the fractional divider (see **Equation [10.3]**), respectively:

baud rate = 
$$\frac{f_{PCLK}}{16 \times 2^{BRPRE} \times (BR\_VALUE + 1)} \text{ where } 2^{BRPRE} \times (BR\_VALUE + 1) > 1$$

$$baud rate = \frac{f_{PCLK}}{16 \times 2^{BRPRE} \times (BR\_VALUE + 1)} \times \frac{STEP}{256}$$
[10.2]

The maximum baud rate that can be generated is limited to f<sub>PCLK</sub>/32. Hence, for a module clock of 26.7 MHz, the maximum achievable baud rate is 0.83 MBaud.

Standard LIN protocal can support a maximum baud rate of 20kHz, the baud rate accuracy is not critical and the fractional divider can be disabled. Only the prescaler is used for auto baud rate calculation. For LIN fast mode, which supports the baud rate of 20kHz to 115.2kHz, the higher baud rates require the use of the fractional divider for greater accuracy.



**Table 10-2** lists the various commonly used baud rates with their corresponding parameter settings and deviation errors. The fractional divider is disabled and a module clock of 26.7 MHz is used.

Table 10-2 Typical Baud rates for UART with Fractional Divider disabled

Baud rate	Prescaling Factor (2 <sup>BRPRE</sup> )	Reload Value (BR_VALUE + 1)	Deviation Error
19.2 kBaud	1 (BRPRE=000 <sub>B</sub> )	87 (57 <sub>H</sub> )	-0.22 %
9600 Baud	1 (BRPRE=000 <sub>B</sub> )	174 (AE <sub>H</sub> )	-0.22 %
4800 Baud	2 (BRPRE=001 <sub>B</sub> )	174 (AE <sub>H</sub> )	-0.22 %
2400 Baud	4 (BRPRE=010 <sub>B</sub> )	174 (AE <sub>H</sub> )	-0.22 %

The fractional divider allows baud rates of higher accuracy (lower deviation error) to be generated. **Table 10-3** lists the resulting deviation errors from generating a baud rate of 115.2 kHz, using different module clock frequencies. The fractional divider is enabled (fractional divider mode) and the corresponding parameter settings are shown.

Table 10-3 Deviation Error for UART with Fractional Divider enabled

f <sub>PCLK</sub>	Prescaling Factor (2 <sup>BRPRE</sup> )	Reload Value (BR_VALUE + 1)	STEP	Deviation Error
26.67 MHz	1	10 (A <sub>H</sub> )	177 (B1 <sub>H</sub> )	+0.03 %
25.67 MHz	1	10 (A <sub>H</sub> )	184 (B8 <sub>H</sub> )	+0.10 %
13.33 MHz	1	7 (7 <sub>H</sub> )	248 (F8 <sub>H</sub> )	+0.11 %
12.78 MHz	1	6 (6 <sub>H</sub> )	222 (DE <sub>H</sub> )	+0.21 %
6.67 MHz	1	3 (3 <sub>H</sub> )	212 (D4 <sub>H</sub> )	-0.16 %
6.35 MHz	1	3 (3 <sub>H</sub> )	223 (DF <sub>H</sub> )	+0.03 %

#### **Fractional Divider**

The input clock  $f_{DIV}$  to the 8-bit fractional divider is scaled either by a factor of 1/n, or n/256 to generate an output clock  $f_{MOD}$  for the baud rate timer. The fractional divider has two operating modes:

- Fractional divider mode
- Normal divider mode

#### **Fractional Divider Mode**

The fractional divider mode is selected by clearing bit FDM in register FDCON to 0. Once the fractional divider is enabled (FDEN = 1), the output clock  $f_{\text{MOD}}$  of the fractional



divider is derived from scaling its input clock  $f_{\text{DIV}}$  by a factor of n/256, where n is defined by bit field STEP in register FDSTEP and can take any value from 0 to 255.

In fractional divider mode, the output clock pulse  $f_{\text{MOD}}$  is dependent on the result of the addition FDRES.RESULT + FDSTEP.STEP; if the addition leads to an overflow over FF<sub>H</sub>, a pulse is generated for  $f_{\text{MOD}}$ .

The average output frequency in fractional divider mode is derived as follows:

$$f_{\text{MOD}} = f_{\text{DIV}} \times \frac{\text{STEP}}{256}$$
 where STEP = 0 - 255

Figure 10-4 shows the operation in fractional divider mode with a reload value of STEP =  $8D_H$  (factor of 141/256 = 0.55).




Figure 10-4 Fractional Divider Mode Timing

Note: In fractional divider mode,  $f_{MOD}$  will have a maximum jitter of one  $f_{DIV}$  clock period.

In general, the fractional divider mode can be used to generate an average output clock frequency with higher accuracy than the normal divider mode.

#### **Normal Divider Mode**

Setting bit FDM in register FDCON to 1 configures the fractional divider to normal divider mode, while at the same time disables baud rate generation (see **Figure 10-3**). Once the fractional divider is enabled (FDEN = 1), it functions as an 8-bit auto-reload timer (with no relation to baud rate generation) and counts up from the reload value with each input clock pulse. Bit field RESULT in register FDRES represents the timer value, while bit field STEP in register FDSTEP defines the reload value. At each timer overflow, an overflow flag (FDCON.NDOV) will be set and an interrupt request generated. This gives an output clock  $f_{\text{MOD}}$  that is 1/n of the input clock  $f_{\text{DIV}}$ , where n is defined by 256 - STEP.






Figure 10-5 Normal Divider Mode

The output frequency in normal divider mode is derived as follows:

$$f_{\text{MOD}} = f_{\text{DIV}} \times \frac{1}{256 - \text{STEP}}$$
 [10.5]

**Figure 10-6** shows the operation in normal divider mode with a reload value of STEP = FD<sub>H</sub>. In order to get  $f_{\text{MOD}} = f_{\text{DIV}}$ , STEP must be programmed with FF<sub>H</sub>.




Figure 10-6 Normal Mode Timing



Register BCON contains the control bits for the baud-rate generator and the prescaling factor.

# **BCON Baud Rate Control Register**

Reset	value:	υυ <sub>Η</sub>
4	•	

7	6	5	4	3	2	1	0
BGS	SEL	0	BRDIS		BRPRE		R
rv	V	r	rw		rw		rw

Field	Bits	Туре	Description
R	0	rw	Baud-rate Generator Run Control  Baud-rate generator is disabled.  Baud-rate generator is enabled.  Note: BR_VALUE should only be written if R = 0.
BRPRE	[3:1]	rw	Prescaler Select $000   f_{DIV} = f_{PCLK}$ $001   f_{DIV} = f_{PCLK}/2$ $010   f_{DIV} = f_{PCLK}/4$ $011   f_{DIV} = f_{PCLK}/8$ $100   f_{DIV} = f_{PCLK}/16$ $101   f_{DIV} = f_{PCLK}/32$ Others: reserved
BRDIS	4	rw	Break/Synch Detection Disable  0 Break/Synch detection is enabled.  1 Break/Synch detection is disabled.
BGSEL	[7:6]		Baud Rate Select for Detection  For different values of BGSEL, the baud rate range for detection is defined by the following formula: $f_{pclk}/(2184*2^BGSEL) < \text{baud rate range} < f_{pclk}/(72*2^BGSEL)$ where BGSEL =00 <sub>B</sub> , 01 <sub>B</sub> , 10 <sub>B</sub> , 11 <sub>B</sub> .  See Table 10-4 for bit field BGSEL definition for different input frequencies.
0	5	r	Reserved



Table 10-4 BGSEL Bit Field Definition for Different Input Frequencies

f <sub>PCLK</sub>	BGSEL	Baud Rate Select for Detection f <sub>pclk</sub> /(2184*2^BGSEL) to f <sub>pclk</sub> /(72*2^BGSEL)
26.67 MHz	00 <sub>B</sub>	12.22 kHz to 370.41 kHz
	01 <sub>B</sub>	6.11 kHz to 185.2 kHz
	10 <sub>B</sub>	3.06 kHz to 92.6 kHz
	11 <sub>B</sub> 1.53 kHz to 46.3 kHz	
13.33 MHz	00 <sub>B</sub>	6.11 kHz to 185.13 kHz
	01 <sub>B</sub>	3.06 kHz to 92.56 kHz
	10 <sub>B</sub>	1.53 kHz to 46.28 kHz
	11 <sub>B</sub>	0.77 kHz to 23.14 kHz
1.44 MHz	00 <sub>B</sub>	0.66 kHz to 20 kHz
	01 <sub>B</sub>	0.33 kHz to 10 kHz
	10 <sub>B</sub>	0.17 kHz to 5 kHz
	11 <sub>B</sub>	0.09 kHz to 2.5 kHz

When  $f_{pclk}$ =26.67 MHz, the baud rate range between 1.53 kHz to 370.41 kHz can be detected. In order to increase the detection accuracy of the baud rate, the following examples serve as a guide to select BGSEL value:

- If the baud rate falls in the range of 1.53 kHz to 3.06 kHz, selected BGSEL value is "11<sub>B</sub>".
- If the baud rate falls in the range of 3.06 kHz to 6.11 kHz, selected BGSEL value is "10<sub>B</sub>".
- If the baud rate falls in the range of 6.11 kHz to 12.22 kHz, selected BGSEL value is "01<sub>R</sub>".
- If the baud rate falls in the range of 12.22 kHz to 370.41 kHz, selected BGSEL value is "00<sub>B</sub>". If the baud rate is 20kHz, the possible values of BGSEL that can be selected are "00<sub>B</sub>", "01<sub>B</sub>", "10<sub>B</sub>", and "11<sub>B</sub>". However, it is advisable to select "00<sub>B</sub>" for better detection accuracy.


The baud rate can also be detected when the system is in the slow-down mode. For detection of the standard LIN baud rate, the required minimum  $f_{pclk}$  is 1.44MHz, for which the baud rate range that can be detected is between 0.09 kHz to 20 kHz.



Reset Value: 00<sub>H</sub>

Register BG contains the 8-bit reload value for the baud rate timer.

# BG Baud Rate Timer/Reload Register



Field	Bits	Type	Description
BR_VALUE	[7:0]	rwh	Baud rate Timer/Reload Value Reading returns the 8-bit content of the baud rate timer; writing loads the baud rate timer/reload value.  Note: BG should only be written if R = 0.

Register FDCON contains the control and status bits for the fractional divider, and also the status flags used in LIN protocol support (see **Section 10.2.1**).

#### **FDCON**

**Fractional Divider Control Register** 

7	6	5	4	3	2	1	0
BGS	SYNEN	ERRSYN	EOFSYN	BRK	NDOV	FDM	FDEN
 rw	rw	rwh	rwh	rwh	rwh	rw	rw

Field	Bits	Type	Description
FDEN	0	rw	Fractional Divider Enable Bit  O Fractional Divider is disabled, only prescaler is considered.  1 Fractional Divider is enabled.
FDM	1	rw	Fractional Divider Mode Select  O Fractional Divider Mode is selected.  Normal Divider Mode is selected.
NDOV	2	rwh	Overflow Flag in Normal Divider Mode This bit is set by hardware and can only be cleared by software.  O Interrupt request is not active.  Interrupt request is active.



Field	Bits	Туре	Description		
BRK	3	rwh	Break Field Flag This bit is set by hardware and can only be cleared by software.  O Break Field is not detected.  Break Field is detected.		
EOFSYN	4	rwh	End of SYN Byte Flag This bit is set by hardware and can only be cleared by software.  0 End of SYN Byte is not detected.  1 End of SYN Byte is detected.		
ERRSYN	5	rwh	SYN Byte Error Flag This bit is set by hardware and can only be cleared by software.  0 Error is not detected in SYN Byte.  1 Error is detected in SYN Byte.		
SYNEN	6	rw	End of SYN Byte and SYN Byte Error Interrupts Enable  O End of SYN Byte and SYN Byte Error Interrupts are not enabled.  1 End of SYN Byte and SYN Byte Error Interrupts are enabled.		
BGS	7	rw	Baud-rate Generator Select  O Baud-rate generator is selected.  1 Timer 1 is selected.		




Reset Value: 00<sub>H</sub>

Reset Value: 00<sub>H</sub>

Register FDSTEP contains the 8-bit STEP value for the fractional divider.

#### **FDSTEP**






Field	Bits	Туре	Description
STEP	[7:0]	rw	STEP Value In normal divider mode, STEP contains the reload value for RESULT. In fractional divider mode, this bit field defines the 8-bit value that is added to the RESULT with each input clock cycle.

Register FDRES contains the 8-bit RESULT value for the fractional divider.

## **FDRES**





Field	Bits	Type	Description
RESULT	[7:0]	rh	RESULT Value In normal divider mode, RESULT acts as reload counter (addition +1). In fractional divider mode, this bit field contains the result of the addition RESULT+STEP. If FDEN bit is changed from "0" to "1", RESULT is loaded with FF.



## 10.1.4.3 Timer 1

In UART modes 1 and 3, Timer 1 can be used for generating the variable baud rates. In theory, this timer could be used in any of its modes. But in practice, it should be set into auto-reload mode (Timer 1 mode 2), with its high byte set to the appropriate value for the required baud rate. The baud rate is determined by the Timer 1 overflow rate and the value of SMOD as follows:

[10.6]

Mode 1, 3 band rate= 
$$\frac{2^{\text{SMOD}} \times f_{\text{PCLK}}}{32 \times 2 \times (256 - \text{TH1})}$$

Alternatively, for a given baud rate, the value of Timer 1 high byte can be derived:

[10.7]

TH1 = 
$$256 - \frac{2^{\text{SMOD}} \times f_{\text{PCLK}}}{32 \times 2 \times \text{Mode 1, 3 baud rate}}$$

Note: Timer 1 can neither indicate an overflow nor generate an interrupt if Timer 0 is in mode 3; Timer 1 is halted while Timer 0 takes over the use of its control bits and overflow flag. Hence, the baud rate supplied to the UART is defined by Timer 0 and not Timer 1. User should avoid using Timer 0 and Timer 1 in mode 3 for baud rate generation.




## 10.1.5 Interfaces of UART

The UART shifts in data through RXD which can be selected from two different sources, RXD\_0 and RXD\_1. This selection is performed by the SFR bit MODPISEL.URRIS.

# **MODPISEL**

# Peripheral Input Select Register

Reset Value: 00<sub>H</sub>





#### The functions of the shaded bits are not described here

Field	Bits	Туре	Description		
URRIS	0	rw	UART Receive Input Select  UART Receiver Input RXD_0 is selected.  UART Receiver Input RXD_1 is selected.		
0	[3:2], [7:6]	r	Reserved Returns 0 if read; should be written with 0.		

#### 10.2 LIN

The UART can be used to support the Local Interconnect Network (LIN) protocol for both master and slave operations. The LIN baud rate detection feature provides the capability to detect the baud rate within LIN protocol using Timer 2. This allows the UART to be synchronized to the LIN baud rate for data transmission and reception.

#### 10.2.1 LIN Protocol

LIN is a holistic communication concept for local interconnected networks in vehicles. The communication is based on the SCI (UART) data format, a single-master/multiple-slave concept, a clock synchronization for nodes without stabilized time base. An attractive feature of LIN is self-synchronization of the slave nodes without a crystal or ceramic resonator, which significantly reduces the cost of hardware platform. Hence, the baud rate must be calculated and returned with every message frame.

The structure of a LIN frame is shown in Figure 10-7. The frame consists of the:

- header, which comprises a Break (13-bit time low), Synch Byte (55<sub>H</sub>), and ID field
- response time
- data bytes (according to UART protocol)
- · checksum




Figure 10-7 The Structure of LIN Frame

Each byte field is transmitted as a serial byte, as shown in **Figure 10-8**. The LSB of the data is sent first and the MSB is sent last. The start bit is encoded as a bit with value zero (dominant) and the stop bit is encoded as a bit with value one (recessive).






Figure 10-8 The Structure of Byte Field

The break is used to signal the beginning of a new frame. It is the only field that does not comply with **Figure 10-8**. A break is always generated by the master task (in the master mode) and it must be at least 13 bits of dominant value, including the start bit, followed by a break delimiter, as shown in **Figure 10-9**. The break delimiter will be at least one nominal bit time long.

A slave node will use a break detection threshold of 11 nominal bit times.




Figure 10-9 The Break Field

Synch Byte is a specific pattern for determination of time base. The byte field is with the data value  $55_{H}$  as shown in **Figure 10-10**.

A slave task is always able to detect the Break/Synch sequence, even if it expects a byte field (assuming the byte fields are separated from each other). If this happens, detection of the Break/Synch sequence will abort the transfer in progress and processing of the new frame will commence.




Figure 10-10 The Synch Byte Field



The slave task will receive and transmit data when an appropriate ID is sent by the master:

- 1. Slave waits for Synch Break
- 2. Slave synchronizes on Synch Byte
- 3. Slave snoops for ID
- 4. According to ID, slave determines whether to receive or transmit data, or do nothing
- 5. When transmitting, the slave sends 2, 4 or 8 data bytes, followed by check byte

## 10.2.2 LIN Header Transmission

LIN header transmission is only applicable in master mode. In the LIN communication, a master task decides when and which frame is to be transferred on the bus. It also identifies a slave task to provide the data transported by each frame. The information needed for the handshaking between the master and slave tasks is provided by the master task through the header portion of the frame.

The header consists of a break and synch pattern followed by an identifier. Among these three fields, only the break pattern cannot be transmitted as a normal 8-bit UART data. The break must contain a dominant value of 13 bits or more to ensure proper synchronization of slave nodes.

In the LIN communication, a slave task is required to be synchronized at the beginning of the protected identifier field of frame. For this purpose, every frame starts with a sequence consisting of a break field followed by a synch byte field. This sequence is unique and provides enough information for any slave task to detect the beginning of a new frame and be synchronized at the start of the identifier field.

# 10.2.2.1 Automatic Synchronization to the Host

Upon entering LIN communication, a connection is established and the transfer speed (baud rate) of the serial communication partner (host) is automatically synchronized in the following steps:

- STEP 1: Initialize interface for reception and timer for baud rate measurement
- STEP 2: Wait for an incoming LIN frame from host
- STEP 3: Synchronize the baud rate to the host
- STEP 4: Enter for Master Request Frame or for Slave Response Frame

Note: Re-synchronization and setup of baud rate are always done for **every** Master Request Header or Slave Response Header LIN frame.

#### 10.2.2.2 Baud Rate Detection of LIN

The LIN baud rate detection feature provides the capability to detect the baud rate within the LIN protocol using Timer 2. Initialization consists of:



- Serial port of the microcontroller set to Mode 1 (8-bit UART, variable baud rate) for communication.
- Provide the baud rate range via bit field BCON.BGSEL.
- Timer 2 is set to capture mode with falling edge trigger at pin T2EX. Bit T2MOD.EDGESEL is set to 0 by default and bit T2CON.CP/RL2 is set to 1.
- Timer 2 external events are enabled. T2CON. EXEN2 is set to 1. (EXF2 flag is set when a negative transition occurs at pin T2EX)
- f<sub>T2</sub> can be configured by bit field T2MOD.T2PRE.

The baud rate detection for LIN is shown in **Figure 10-11**, the Header LIN frame consists of the:

- SYN Break (13 bittimes low)
- SYN byte (55<sub>H</sub>)
- · Protected ID field




Figure 10-11 LIN Auto Baud Rate Detection

With the first falling edge:

 The Timer 2 External Start Enable bit (T2MOD.T2RHEN) is set. The falling edge at pin T2EX is selected by default for Timer 2 External Start (bit T2MOD.T2REGS is 0).

With the second falling edge:

Start Timer 2 by the hardware.

With the third falling edge:

- Timer 2 captures the timing of 2 bits of SYN byte.
- Check the Break Field Flag bit FDCON.BRK.

If the Break Field Flag FDCON.BRK is set, software may continue to capture 4/6/8 bits of SYN byte. Finally, the End of SYN Byte Flag (FDCON.EOFSYN) is set, Timer 2 is stopped. T2 Reload/Capture register (RC2H/L) is the time taken for 2/4/6/8 bits according to the implementation. Then the LIN routine calculates the actual baud rate,



sets the PRE and BG values if the UART uses the baud-rate generator for baud rate generation.

After the third falling edge, the software may discard the current operation and continue to detect the next header LIN frame if the following conditions were detected:

- · The Break Field Flag FDCON.BRK is not set, or
- The SYN Byte Error Flag FDCON.ERRSYN is set, or
- The Break Field Flag FDCON.BRK is set, but the End of SYN Byte Flag FDCON.EOFSYN and the SYN Byte Error Flag FDCON.ERRSYN are not set.



# 10.3 High-Speed Synchronous Serial Interface

The SSC supports full-duplex and half-duplex synchronous communication. The serial clock signal can be generated by the SSC internally (master mode) using its own 16-bit baud-rate generator, or can be received from an external master (slave mode). Data width, shift direction, clock polarity and phase are programmable. This allows communication with SPI-compatible devices or devices using other synchronous serial interfaces.

Data is transmitted or received on lines TXD and RXD, which are normally connected to the pins MTSR (Master Transmit/Slave Receive) and MRST (Master Receive/Slave Transmit). The clock signal is output via line MS\_CLK (Master Serial Shift Clock) or input via line SS\_CLK (Slave Serial Shift Clock). Both lines are normally connected to the pin SCLK. Transmission and reception of data are double-buffered.

Figure 10-12 shows the block diagram of the SSC.




Figure 10-12 Synchronous Serial Channel SSC Block Diagram



# 10.3.1 General Operation

# 10.3.1.1 Operating Mode Selection

The operating mode of the serial channel SSC is controlled by its control register CON. This register has a double function:

- During programming (SSC disabled by CON.EN = 0), it provides access to a set of control bits
- During operation (SSC enabled by CON.EN = 1), it provides access to a set of status flags.

The shift register of the SSC is connected to both the transmit lines and the receive lines via the pin control logic. Transmission and reception of serial data are synchronized and take place at the same time, i.e., the same number of transmitted bits is also received. Transmit data is written into the Transmitter Buffer register (TB) and is moved to the shift register as soon as this is empty. An SSC master (CON.MS = 1) immediately begins transmitting, while an SSC slave (CON.MS = 0) will wait for an active shift clock. When the transfer starts, the busy flag CON.BSY is set and the Transmit Interrupt Request line (TIR) will be activated to indicate that register TB may be reloaded again. When the programmed number of bits (2...8) have been transferred, the contents of the shift register are moved to the Receiver Buffer register (RB) and the Receive Interrupt Request line (RIR) will be activated. If no further transfer is to take place (TB is empty), CON.BSY will be cleared at the same time. Software should not modify CON.BSY, as this flag is hardware controlled.

Note: The SSC starts transmission and sets CON.BSY minimum two clock cycles after transmit data is written into TB. Therefore, it is not recommended to poll CON.BSY to indicate the start and end of a single transmission. Instead, interrupt service routine should be used if interrupts are enabled, or the interrupt flags IRCON1.TIR and IRCON1.RIR should be polled if interrupts are disabled.

Note: Only one SSC can be the master at a given time.

The transfer of serial data bits can be programmed in a number of ways:

- The data width can be specified from 2 to 8 bits
- · A transfer may start with either the LSB or the MSB
- The shift clock may be idle low or idle high
- The data bits may be shifted with the leading edge or the trailing edge of the shift clock signal
- The baud rate may be set within a certain range depending on the module clock
- The shift clock can be generated (MS CLK) or can be received (SS CLK)

These features allow the SSC to be adapted to a wide range of applications requiring serial data transfer.



The Data Width Selection supports the transfer of frames of any data length, from 2-bit "characters" up to 8-bit "characters". Starting with the LSB (CON.HB = 0) allows communication with SSC devices in synchronous mode or with serial interfaces such as the one in 8051. Starting with the MSB (CON.HB = 1) allows operation compatible with the SPI interface.

Regardless of the data width selected and whether the MSB or the LSB is transmitted first, the transfer data is always right-aligned in registers TB and RB, with the LSB of the transfer data in bit 0 of these registers. The data bits are rearranged for transfer by the internal shift register logic. The unselected bits of TB are ignored; the unselected bits of RB will not be valid and should be ignored by the receiver service routine.

The Clock Control allows the transmit and receive behavior of the SSC to be adapted to a variety of serial interfaces. A specific shift clock edge (rising or falling) is used to shift out transmit data, while the other shift clock edge is used to latch in receive data. Bit CON.PH selects the leading edge or the trailing edge for each function. Bit CON.PO selects the level of the shift clock line in the idle state. Thus, for an idle-high clock, the leading edge is a falling one, a 1 - to - 0 transition (see Figure 10-13).




Figure 10-13 Serial Clock Phase and Polarity Options

When initializing the devices for serial communication, one device must be selected for master operation while all other devices must be programmed for slave operation.

# 10.3.1.2 Full-Duplex Operation

The various devices are connected through three lines. The definition of these lines is always determined by the master: the line connected to the master's data output line



TXD is the transmit line; the receive line is connected to its data input line RXD; the shift clock line is either MS\_CLK or SS\_CLK. Only the device selected for master operation generates and outputs the shift clock on line MS\_CLK. Since all slaves receive this clock, their pin SCLK must be switched to input mode. The external connections are hard-wired, and the function and direction of these pins are determined by the master or slave operation of the individual device.




Figure 10-14 SSC Full-Duplex Configuration

The data output pins MRST of all slave devices are connected together onto the single receive line in the configuration shown in **Figure 10-14**. During a transfer, each slave shifts out data from its shift register. There are two ways to avoid collisions on the receive line due to different slave data:

 Only one slave drives the line, i.e., enables the driver of its MRST pin. All the other slaves must have their MRST pins programmed as input so only one slave can put its data onto the master's receive line. Only the receiving of data from the master is possible. The master selects the slave device from which it expects data either by separate select lines, or by sending a special command to this slave. The selected slave then switches its MRST line to output until it gets a de-selection signal or command.



• The slaves use open drain output on MRST. This forms a wired-AND connection. The receive line needs an external pull-up in this case. Corruption of the data on the receive line sent by the selected slave is avoided when all slaves not selected for transmission to the master send ones only. Because this high level is not actively driven onto the line, but only held through the pull-up device, the selected slave can pull this line actively to a low level when transmitting a zero bit. The master selects the slave device from which it expects data either by separate select lines or by sending a special command to this slave.

After performing the necessary initialization of the SSC, the serial interfaces can be enabled. For a master device, the clock line will now go to its programmed polarity. The data line will go to either 0 or 1 until the first transfer starts. After a transfer, the data line will always remain at the logic level of the last transmitted data bit.

When the serial interfaces are enabled, the master device can initiate the first data transfer by writing the transmit data into register TB. This value is copied into the shift register (assumed to be empty at this time), and the selected first bit of the transmit data will be placed onto the TXD line on the next clock from the baud-rate generator (transmission starts only if CON.EN = 1). Depending on the selected clock phase, a clock pulse will also be generated on the MS\_CLK line. At the same time, with the opposite clock edge, the master latches and shifts in the data detected at its input line RXD. This "exchanges" the transmit data with the receive data. Because the clock line is connected to all slaves, their shift registers will be shifted synchronously with the master's shift register—shifting out the data contained in the registers, and shifting in the data detected at the input line.

With the start of the transfer, the busy flag CON.BSY is set and the TIR will be activated to indicate that register TB may be reloaded again. After the preprogrammed number of clock pulses (via the data width selection), the data transmitted by the master is contained in all the slaves' shift registers, while the master's shift register holds the data of the selected slave. In the master and all slaves, the contents of the shift register are copied into the receive buffer RB and the RIR is activated. If no further transfer is to take place (TB is empty), CON.BSY will be cleared at the same time. Software should not modify CON.BSY, as this flag is hardware controlled.

When configured as a slave device, the SSC will immediately output the selected first bit (MSB or LSB of the transfer data) at the output pin once the contents of the transmit buffer are copied into the slave's shift register. Bit CON.BSY is not set until the first clock edge at SS CLK appears.

Note: On the SSC, a transmission and a reception take place at the same time, regardless of whether valid data has been transmitted or received.

Note: The initialization of the CLK pin on the master requires some attention in order to avoid undesired clock transitions, which may disturb the other devices. Before the clock pin is switched to output via the related direction control register, the clock output level will be selected in the control register CON and the alternate output



be prepared via the related ALTSEL register, or the output latch must be loaded with the clock idle level.

# 10.3.1.3 Half-Duplex Operation

In a half-duplex mode, only one data line is necessary for both receiving and transmitting of data. The data exchange line is connected to both the MTSR and MRST pins of each device, the shift clock line is connected to the SCLK pin.

The master device controls the data transfer by generating the shift clock, while the slave devices receive it. Due to the fact that all transmit and receive pins are connected to one data exchange line, serial data may be moved between arbitrary stations.

As in full-duplex mode, there are two ways to avoid collisions on the data exchange line:

- · only the transmitting device may enable its transmit pin driver
- the non-transmitting devices use open drain output and send only ones.

Since the data inputs and outputs are connected together, a transmitting device will clock in its own data at the input pin (MRST for a master device, MTSR for a slave). By this method, any corruptions on the common data exchange line are detected if the received data is not equal to the transmitted data.




Figure 10-15 SSC Half-Duplex Configuration



## 10.3.1.4 Continuous Transfers

When the transmit interrupt request flag is set, it indicates that the transmit buffer TB is empty and ready to be loaded with the next transmit data. If TB has been reloaded by the time the current transmission is finished, the data is immediately transferred to the shift register and the next transmission will start without any additional delay. On the data line, there is no gap between the two successive frames. For example, two byte transfers would look the same as one word transfer. This feature can be used to interface with devices that can operate with or require more than 8 data bits per transfer. It is just a matter of software specifying the total data frame length. This option can also be used to interface with byte-wide and word-wide devices.

Note: This feature allows only multiples of the selected basic data width, because it would require disabling/enabling of the SSC to reprogram the basic data width onthe-fly.

#### 10.3.1.5 Port Control

The SSC uses three lines to communicate with the external world as shown in Figure 10-16. Pin SCLK serves as the clock line, while pins MRST and MTSR serve as the serial data input/output lines.




Figure 10-16 SSC Module I/O Interface

Operation of the SSC I/O lines depends on the selected operating mode (master or slave). The direction of the port lines depends on the operating mode. The SSC will



automatically use the correct kernel output or kernel input line of the ports when switching modes.

Since the SSC I/O lines are connected with the bidirectional lines of the general purpose I/O ports, software I/O control is used to control the port pins assigned to these lines. The port registers must be programmed for alternate output and input selection. When switching between master and slave modes, port registers must be reprogrammed.

## 10.3.1.6 Baud Rate Generation

The serial channel SSC has its own dedicated 16-bit baud-rate generator with 16-bit reload capability, allowing baud rate generation independent of the timers. **Figure 10-17** shows the baud-rate generator.




Figure 10-17 SSC Baud-rate Generator

The baud-rate generator is clocked with the module clock  $f_{PCLK}$ . The timer counts downwards. Register BR is the dual-function Baud-rate Generator/Reload register. Reading BR, while the SSC is enabled, returns the contents of the timer. Reading BR, while the SSC is disabled, returns the programmed reload value. In this mode, the desired reload value can be written to BR.

Note: Never write to BR while the SSC is enabled.

The formulas below calculate either the resulting baud rate for a given reload value, or the required reload value for a given baud rate:

Baud rate = 
$$\frac{f_{PCLK}}{2 \times (\langle BR \rangle + 1)}$$
 BR = 
$$\frac{f_{PCLK}}{2 \times Baud rate} - 1$$

<BR> represents the contents of the reload register, taken as an unsigned 16-bit integer, while baud rate is equal to  $f_{MS\ CLK/SS\ CLK}$  as shown in **Figure 10-17**.



The maximum baud rate that can be achieved when using a module clock of 26.7 MHz is 13.3 MBaud in master mode (with  $\langle BR \rangle = 0000_H$ ) or 6.7 MBaud in slave mode (with  $\langle BR \rangle = 0001_H$ ).

**Table 10-5** lists some possible baud rates together with the required reload values and the resulting deviation errors, assuming a module clock frequency of 26.7 MHz.

Table 10-5 Typical Baud Rates of the SSC (f<sub>hw clk</sub> = 26.7 MHz)

Reload Value	Baud Rate (= f <sub>MS_CLK/SS_CLK</sub> )	Deviation
0000 <sub>H</sub>	13.3 MBaud (only in Master mode)	0.0%
0001 <sub>H</sub>	6.7 MBaud	0.0%
0009 <sub>H</sub>	1.3 MBaud	0.0%
000C <sub>H</sub>	1 MBaud	2.5%
0011 <sub>H</sub>	750 kBaud	1.2%
0013 <sub>H</sub>	666.7 kBaud	0.0%
0015 <sub>H</sub>	600 kBaud	1.0%
001A <sub>H</sub>	500 kBaud	1.2%
0031 <sub>H</sub>	266.7 kBaud	0.0%
0042 <sub>H</sub>	200 kBaud	0.5%
0063 <sub>H</sub>	133.3 kBaud	0.0%
0084 <sub>H</sub>	100 kBaud	0.25%
FFFF <sub>H</sub>	203.45 Baud	0.0%

#### 10.3.1.7 Error Detection Mechanisms

The SSC is able to detect four different error conditions. Receive Error and Phase Error are detected in all modes; Transmit Error and Baud Rate Error apply only to slave mode. When an error is detected, the respective error flag is/can be set and an error interrupt request will be generated by activating the Error Interrupt Request line (EIR) (see Figure 10-18). The error interrupt handler may then check the error flags to determine the cause of the error interrupt. The error flags are not reset automatically, but rather must be cleared by software after servicing. This allows servicing of error conditions to be done via interrupt if their enable bits are set, or via polling by software if their enable bits are not set.

Note: The error interrupt handler must clear the associated (enabled) error flag(s) to prevent repeated interrupt requests.






Figure 10-18 SSC Error Interrupt Control

A **Receive Error** (master or slave mode) is detected when a new data frame is completely received, but the previous data was not read out of the register RB. This condition sets the error flag CON.RE and the EIR, when enabled via CON.REN. The old data in the receive buffer RB will be overwritten with the new value and this lost data is irretrievable.

A **Phase Error** (master or slave mode) is detected when the incoming data at pin MRST (master mode) or MTSR (slave mode), sampled with the same frequency as the module clock, changes between one cycle before and two cycles after the latching edge of the shift clock signal SCLK. This condition sets the error flag CON.PE and, when enabled via CON.PEN, sets the EIR.

Note: When receiving and transmitting data in parallel, phase error occurs if the baud rate is configured to  $f_{hw}$  clk/2.

A **Baud Rate Error** (slave mode) is detected when the incoming clock signal deviates from the programmed baud rate by more than 100%, i.e., it is either more than double or less than half the expected baud rate. This condition sets the error flag CON.BE and, when enabled via CON.BEN, sets the EIR. Using this error detection capability requires that the slave's baud-rate generator be programmed to the same baud rate as the



master device. This feature detects false, additional or missing pulses on the clock line (within a certain frame).

Note: If this error condition occurs and bit CON.REN = 1, an automatic reset of the SSC will be performed. This is done to re-initialize the SSC if too few or too many clock pulses have been detected.

Note: This error can occur after any transfer if the communication is stopped. This is the case due to the fact that the SSC module supports back-to-back transfers for multiple transfers. In order to handle this, the baud rate detector expects immediately after a finished transfer, the next clock cycle for a new transfer.

A **Transmit Error** (slave mode) is detected when a transfer was initiated by the master (SS\_CLK gets active), but the transmit buffer TB of the slave had not been updated since the last transfer. This condition sets the error flag CON.TE and the EIR, when enabled via CON.TEN. If a transfer starts without the transmit buffer having been updated, the slave will shift out the 'old' contents of the shift register, which normally is the data received during the last transfer. This may lead to corruption of the data on the transmit/ receive line in half-duplex mode (open drain configuration) if this slave is not selected for transmission. This mode requires that slaves not selected for transmission only shift out ones; that is, their transmit buffers must be loaded with 'FFFF<sub>H</sub>' prior to any transfer.

Note: A slave with push/pull output drivers not selected for transmission, will normally have its output drivers switched off. However, in order to avoid possible conflicts or misinterpretations, it is recommended to always load the slave's transmit buffer prior to any transfer.

The cause of an error interrupt request (receive, phase, baud rate or transmit error) can be identified by the error status flags in control register CON.

Note: The error status flags CON.TE, CON.RE, CON.PE, and CON.BE are not reset automatically upon entry into the error interrupt service routine, but must be cleared by software.



# 10.3.2 Interrupts

An overview of the various interrupts in SSC is provided in Table 10-6.


**Table 10-6** SSC Interrupt Sources

Interrupt	Signal	Description			
Transmission starts	TIR	Indicates that the transmit buffer can be reloaded with new data.			
Transmission ends	RIR	The configured number of bits have been transmitted and shifted to the receive buffer.			
Receive Error	EIR	This interrupt occurs if a new data frame is completely received and the last data in the receive buffer was not read.			
Phase Error	EIR	This interrupt is generated if the incoming data changes between one cycle before and two cycles after the latching edge of the shift clock signal SCLK.			
Baud Rate Error (Slave mode only)	EIR	This interrupt is generated when the incoming clock signal deviates from the programmed baud rate by more than 100%.			
Transmit Error (Slave mode only)	EIR	This interrupt is generated when TB was not updated since the last transfer if a transfer is initiated by a master.			

## 10.3.3 Low Power Mode

If the SSC functionality is not required at all, it can be completely disabled by gating off its clock input for maximal power reduction. This is done by setting bit SSC\_DIS in register PMCON1 as described below. Refer to **Chapter 8.1.4** for details on peripheral clock management.

# PMCON1 Power Mode Control Register 1



The function of the shaded bit is not described here

Reset Value: 00<sub>H</sub>



Field	Bits	Туре	Description		
SSC_DIS	1	rw	SSC Disable Request. Active high.  O SSC is in normal operation (default).  Request to disable the SSC.		
0	[7:4]	r	Reserved Returns 0 if read; should be written with 0.		



# 10.3.4 Register Mapping

The addresses of the kernel SFRs are listed in Table 10-7.

# Table 10-7 SFR Address List

Address	Register
A9 <sub>H</sub>	PISEL
AA <sub>H</sub>	CONL
AB <sub>H</sub>	CONH
AC <sub>H</sub>	TBL
$\overline{AD_H}$	RBL
AA <sub>H</sub> AB <sub>H</sub> AC <sub>H</sub> AD <sub>H</sub> AE <sub>H</sub> AF <sub>H</sub>	BRL
AF <sub>H</sub>	BRH



Reset Value: 00<sub>H</sub>

# 10.3.5 Register Description

All SSC register names described in this section are referenced in other chapters of this document with the module name prefix "SSC\_", e.g., SSC\_PISEL.

# 10.3.5.1 Port Input Select Register

The PISEL register controls the receiver input selection of the SSC module.

# PISEL Port Input Select Register

7	6	5	4	3	2	1	0
	Ι	0	1		CIS	SIS	MIS
	1	r	1	1	rw	rw	rw

Field	Bits	Туре	Description		
MIS	0	rw	Master Mode Receiver Input Select  O Receiver input is disabled for master mode.  1 Receiver input is enabled for master mode.		
SIS	1	rw	Slave Mode Receiver Input Select  O Receiver input is disabled for slave mode.  1 Receiver input is enabled for slave mode.		
CIS	2	rw	Slave Mode Clock Input Select  O Clock input is disabled.  Clock input is enabled.		
0	[7:3]	r	Reserved Returns 0 if read; should be written with 0.		



Reset Value: 00<sub>H</sub>

# 10.3.5.2 Configuration Register

The operating mode of the serial channel SSC is controlled by the control register CON. This register contains control bits for mode and error check selection, and status flags for error identification. Depending on bit EN, either control functions or status flags and master/slave control are enabled.

# **CON.EN = 0: Programming Mode**

# CONL Control Register Low

7	6	5	4	3	2	1	0
LB	РО	РН	НВ		В	<b>M</b>	_
rw	rw	rw	rw		r	W	

Field	Bits	Туре	Description
вм	[3:0]	rw	Data Width Selection  0000 Reserved. Do not use this combination.  0001 -  0111 Transfer Data Width is 28 bits ( <bm>+1)  Note: BM[3] is fixed to 0.</bm>
НВ	4	rw	Heading Control  O Transmit/Receive LSB First  1 Transmit/Receive MSB First
PH	5	rw	Clock Phase Control  O Shift transmit data on the leading clock edge, latch on trailing edge  Latch receive data on leading clock edge, shift on trailing edge
PO	6	rw	Clock Polarity Control  O Idle clock line is low, leading clock edge is low-to-high transition  Idle clock line is high, leading clock edge is high-to-low transition
LB	7	rw	Loop Back Control  Normal output  Receive input is connected with transmit output (half-duplex mode)



Reset Value: 00<sub>H</sub>

# **CONH Control Register High**

7	6	5	4	3	2	1	0
EN	MS	0	AREN	BEN	PEN	REN	TEN
rw	rw	r	rw	rw	rw	rw	rw


Field	Bits	Туре	Description
TEN	0	rw	Transmit Error Interrupt Enable  O Transmit error interrupt is disabled  Transmit error interrupt is enabled
REN	1	rw	Receive Error Enable  O Receive error interrupt is disabled  1 Receive error interrupt is enabled
PEN	2	rw	Phase Error Enable  O Phase error interrupt is disabled  1 Phase error interrupt is enabled
BEN	3	rw	Baud Rate Error Enable  0 Baud rate error interrupt is disabled  1 Baud rate error interrupt is enabled
AREN	4	rw	Automatic Reset Enable  0 No additional action upon a baud rate error  1 The SSC is automatically reset upon a baud rate error.
MS	6	rw	<ul> <li>Master Select</li> <li>Slave mode. Operate on shift clock received via SCLK.</li> <li>Master mode. Generate shift clock and output it via SCLK.</li> </ul>
EN	7	rw	Enable Bit = 0 Transmission and reception disabled. Access to control bits.
0	5	r	Reserved Returns 0 if read; should be written with 0.



# **CON.EN = 1: Operating Mode**

# CONL

Control Register Low Reset Value: 00<sub>H</sub>



Field	Bits	Туре	Description
ВС	[3:0]	rh	Bit Count Field 0001 - 1111 Shift counter is updated with every shifted bit
0	[7:4]	r	Reserved Returns 0 if read; should be written with 0.

# CONH

Control Register High Reset Value: 00<sub>H</sub>

7	6	5	4	3	2	1	0
EN	MS	0	BSY	BE	PE	RE	TE
rw	rw	r	rh	rwh	rwh	rwh	rwh

Field	Bits	Туре	Description
TE	0	rwh	Transmit Error Flag  0 No error  1 Transfer starts with the slave's transmit buffer not being updated
RE	1	rwh	Receive Error Flag  0 No error  1 Reception completed before the receive buffer was read
PE	2	rwh	Phase Error Flag  0 No error  1 Received data changes around sampling clock edge



Field	Bits	Туре	Description
BE	3	rwh	Baud rate Error Flag  0 No error  1 More than factor 2 or 0.5 between slave's actual and expected baud rate
BSY	4	rh	Busy Flag Set while a transfer is in progress
MS	6	rw	<ul> <li>Master Select Bit</li> <li>Slave mode. Operate on shift clock received via SCLK.</li> <li>Master mode. Generate shift clock and output it via SCLK.</li> </ul>
EN	7	rw	Enable Bit = 1 Transmission and reception enabled. Access to status flags and Master/Slave control.
0	5	r	Reserved Returns 0 if read; should be written with 0.


Note: The target of an access to CON (control bits or flags) is determined by the state of CON.EN prior to the access; that is, writing  $C057_H$  to CON in programming mode (CON.EN = 0) will initialize the SSC (CON.EN was 0) and then turn it on (CON.EN = 1). When writing to CON, ensure that reserved locations receive zeros.



# 10.3.5.3 Baud Rate Timer Reload Register


The SSC baud rate timer reload register BR contains the 16-bit reload value for the baud rate timer.





## **BRH**






Field	Bits	Туре	Description
BR_VALUE	[7:0] of BRL, [7:0] of BRH		Baud Rate Timer/Reload Register Value Reading BR returns the 16-bit contents of the baud rate timer. Writing to BR loads the baud rate timer reload register with BR_VALUE.



# 10.3.5.4 Transmit and Receive Buffer Register

The SSC transmitter buffer register TB contains the transmit data value.


# **TBL**



Field	Bits	Туре	Description
TB_VALUE	[7:0]	rw	Transmit Data Register Value TB_VALUE is the data value to be transmitted. Unselected bits of TB are ignored during transmission.

The SSC receiver buffer register RB contains the receive data value.

## **RBL**



Field	Bits	Туре	Description
RB_VALUE	[7:0]	rh	Receive Data Register Value
			RB contains the received data value RB_VALUE. Unselected bits of RB will not be valid and should be ignored.



# 11 Timers

The XC866 provides three 16-bit timers, Timer 0, Timer 1 and Timer 2. They are useful in many timing applications such as measuring the time interval between events and generating signals at regular intervals. In particular, Timer 1 can be used as the baud-rate generator for the on-chip serial port.

## Timer 0 and Timer 1 Features:

- Four operational modes:
  - Mode 0: 13-bit timer
  - Mode 1: 16-bit timer
  - Mode 2: 8-bit timer with auto-reload
  - Mode 3: Two 8-bit timers

#### Timer 2 Features:

- Selectable up/down counting
- 16-bit auto-reload mode
- 1 channel, 16-bit capture mode

#### 11.1 Timer 0 and Timer 1

Timer 0 and Timer 1 are count-up timers which are incremented every machine cycle, or in terms of the input clock, every 2 PCLK cycles. Both have four modes of operation that are used in a variety of applications.

# 11.1.1 Basic Timer Operations

The operations of the two timers are controlled using the Special Function Registers (SFRs) TCON and TMOD. To enable a timer, i.e., allow the timer to run, its control bit TCON.TRx is set.

Note: The "x" (e.g., TCON.TRx) in this chapter denotes either 0 or 1.

Each timer consists of two 8-bit registers, TLx (low byte) and THx (high byte), which default to 00<sub>H</sub> on reset. Setting or clearing TCON.TRx does not affect the timer registers.

#### **Timer Overflow**

When a timer overflow occurs, the timer overflow flag TCON.TFx is set, and an interrupt may be raised if the interrupt enable control bit IEN0.ETx is set. The overflow flag is automatically cleared when the interrupt service routine is entered.

When Timer 0 operates in mode 3, the Timer 1 control bits TR1, TF1 and ET1 are reserved for TH0. See **Section 11.1.2.4**.



#### **External Control**

In addition to pure software control, the timers can also be enabled or disabled through external port control. When external port control is used, SFR EXICON0 must first be configured to bypass the edge detection circuitry for EXINTx to allow direct feedthrough. When a timer is enabled (TCON.TRx = 1) and TMOD.GATEx is set, the respective timer will only run if the core external interrupt EXINTx = 1. This facilitates pulse width measurements. However, this is not applicable for Timer 1 in mode 3.

If TMOD.GATEx is cleared, the timer reverts to pure software control.

#### 11.1.2 Timer Modes

Timers 0 and 1 are fully compatible and can be configured in four different operating modes, as shown in **Table 11-1**. The bit field TxM in register TMOD selects the operating mode to be used for each timer.

In modes 0, 1 and 2, the two timers operate independently, but in mode 3, their functions are specialized.

Table 11-1 Timer 0 and Timer 1 Modes

Mode	Operation
0	13-bit timer The timer is essentially an 8-bit counter with a divide-by-32 prescaler. This mode is included solely for compatibility with Intel 8048 devices.
1	<b>16-bit timer</b> The timer registers, TLx and THx, are concatenated to form a 16-bit counter.
2	8-bit timer with auto-reload The timer register TLx is reloaded with a user-defined 8-bit value in THx upon overflow.
3	Timer 0 operates as two 8-bit timers The timer registers, TL0 and TH0, operate as two separate 8-bit counters. Timer 1 is halted and retains its count even if enabled.



## 11.1.2.1 Mode 0

Putting either Timer 0 or Timer 1 into mode 0 configures it as an 8-bit timer with a divide-by-32 prescaler. **Figure 11-1** shows the mode 0 operation.

In this mode, the timer register is configured as a 13-bit register. As the count rolls over from all 1s to all 0s, it sets the timer overflow flag TFx. The overflow flag TFx can then be used to request an interrupt. The counted input is enabled for the timer when TRx = 1 and either GATEx = 0 or EXINTx = 1 (setting GATEx = 1 allows the timer to be controlled by external input EXINTx to facilitate pulse width measurements). TRx is a control bit in the register TCON; bit GATEx is in register TMOD.

The 13-bit register consists of all the 8 bits of THx and the lower 5 bits of TLx. The upper 3 bits of TLx are indeterminate and should be ignored. Setting the run flag (TRx) does not clear the registers.

Mode 0 operation is the same for Timer 0 and Timer 1.




Figure 11-1 Timer 0, Mode 0: 13-bit Timer



## 11.1.2.2 Mode 1

Mode 1 operation is similar to that of mode 0, except that the timer register runs with all 16 bits. Mode 1 operation for Timer 0 is shown in **Figure 11-2**.




Figure 11-2 Timer 0, Mode 1: 16-bit Timer



## 11.1.2.3 Mode 2

In mode 2 operation, the timer is configured as an 8-bit counter (TLx) with automatic reload, as shown in **Figure 11-3** for Timer 0.

An overflow from TLx not only sets TFx, but also reloads TLx with the contents of THx that has been preset by software. The reload leaves THx unchanged.




Figure 11-3 Timer 0, Mode 2: 8-bit Timer with Auto-Reload



## 11.1.2.4 Mode 3

In mode 3, Timer 0 and Timer 1 behave differently. Timer 0 in mode 3 establishes TL0 and TH0 as two separate counters. Timer 1 in mode 3 simply holds its count. The effect is the same as setting TR1 = 0.

The logic for mode 3 operation for Timer 0 is shown in **Figure 11-4**. TL0 uses the Timer 0 control bits GATE0, TR0 and TF0, while TH0 is locked into a timer function (counting machine cycles) and takes over the use of TR1 and TF1 from Timer 1. Thus, TH0 now sets TF1 upon overflow and generates an interrupt if ET1 is set.

Mode 3 is provided for applications requiring an extra 8-bit timer. When Timer 0 is in mode 3 and TR1 is set, Timer 1 can be turned on by switching it to any of the other modes and turned off by switching it into mode 3.




Figure 11-4 Timer 0, Mode 3: Two 8-bit Timers



## 11.1.3 Register Map

Seven SFRs control the operations of Timer 0 and Timer 1. They can be accessed from both the standard (non-mapped) and mapped SFR area. **Table 11-2** lists the addresses of these SFRs.

Table 11-2 SFR Address List

Address	Register	
88 <sub>H</sub>	TCON	
89 <sub>H</sub>	TMOD	
88 <sub>H</sub> 89 <sub>H</sub> 8A <sub>H</sub> 8B <sub>H</sub> 8C <sub>H</sub> 8D <sub>H</sub>	TL0	
8B <sub>H</sub>	TL1	
8C <sub>H</sub>	TH0	
8D <sub>H</sub>	TH1	



#### **Register Description** 11.1.4

5

The low and high bytes of both Timer 0 and Timer 1 can be combined to a one-timer configuration depending on the mode used.


**VAL** 

rwh

4

3

TLx (x = 0 - 1)Timer x Register Low



THx (x = 0 - 1)

Timer x R	Fimer x Register High Reset Value: 00 <sub>H</sub>						
7	6	5	4	3	2	1	0
	1		V	AL	,		
	•		rv	vh			

Field	Bits	Туре	Description			
TLx.VAL (x = 0 - 1)	L - 3		Timer 0/1 L	ow Register		
,			Operating Mode	Description		
			0	"TLx" holds the 5-bit prescaler value.		
			1	"TLx" holds the lower 8-bit part of the 16-bit timer value.		
			2	"TLx" holds the 8-bit timer value.		
			3	TL0 holds the 8-bit timer value; TL1 is not used.		



Field	Bits	Туре	Description				
THx.VAL      (x = 0 - 1)	[7:0]	rwh	Timer 0/1 High Register				
			Operating Mode	Description			
			0	"THx" holds the 8-bit timer value.			
			1	"THx" holds the higher 8-bit part of the 16-bit timer value.			
			2	"THx" holds the 8-bit reload value.			
			3	TH0 holds the 8-bit timer value; TH1 is not used.			



Register TCON controls the operations of Timer 0 and Timer 1.

## **TCON**

Timer Con	Reset \	Value: 00 <sub>H</sub>					
7	6	5	4	3	2	1	0
TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0
rwh	rw	rwh	rw	rwh	rw	rwh	rw



## The functions of the shaded bits are not described here

Field	Bits	Туре	Description
TR0	4	rw	Timer 0 Run Control 0 Timer is halted 1 Timer runs
TF0	5	rwh	Timer 0 Overflow Flag Set by hardware when Timer 0 overflows. Cleared by hardware when the processor calls the interrupt service routine.
TR1	6	rw	Timer 1 Run Control <sup>1)</sup> 0 Timer is halted 1 Timer runs
TF1	7	rwh	Timer 1 Overflow Flag Set by hardware when Timer 1 <sup>2)</sup> overflows. Cleared by hardware when the processor calls the interrupt service routine.

<sup>1)</sup> Also affects TH0 if Timer 0 operates in mode 3.

 $<sup>^{2)}</sup>$  TF1 is set by TH0 instead if Timer 0 operates in mode 3.



Register TMOD contains bits that select the operating modes of Timer 0 and Timer 1.

# TMOD Timer Mode Register

Timer Mode Register Reset Value: 0								
7	6	5	4	3	2	1	0	
GATE1	0	T1M		GATE0	0	т	DM .	
rw	r	r	W	rw	r	r	W	

Field	Bits	Type	Description			
T0M[1:0]	[1:0]	rw	Mode select	bits		
T1M[1:0]	[5:4]		T0M/T1M [1:0]	Function		
			00	13-bit timer (M8048 compatible mode)		
			01	16-bit timer		
			10	8-bit auto-reload timer		
			11	Timer 0: Timer 0 is divided into two parts. TL0 is an 8-bit timer controlled by the standard Timer 0 control bits, and TH0 is the other 8-bit timer controlled by the standard Timer 1 control bits. Timer 1: TL1 and TH1 are held (Timer 1 is stopped).		
GATE0	3	rw	(softwa 1 Timer (	e Flag  O will only run if TCON.TR0 = 1  are control).  O will only run if EXINT0 pin = 1  are control) and TCON.TR0 is set.		
GATE1	7	rw	(softwa 1 Timer	e Flag  1 will only run if TCON.TR1 = 1  are control).  1 will only run if EXINT1 pin = 1  are control) and TCON.TR1 is set.		



Reset Value: 00<sub>H</sub>

Field	Bits	Туре	Description
0	2, 6	r	Reserved
			Returns 0 if read; should be written with 0.

Register IEN0 contains bits that enable interrupt operations in Timer 0 and Timer 1.

## IEN0 Interrupt Enable Register

7 6 5 4 3 2 1 0 ES ET1 EX1 EA 0 ET2 ET0 EX0 rw rw rw rw rw rw rw

## The functions of the shaded bits are not described here

Field	Bits	Type	Description
ET0	1	rw	Timer 0 Overflow Interrupt Enable 0 Timer 0 interrupt is disabled. 1 Timer 0 interrupt is enabled.
ET1	3	rw	Timer 1 Overflow Interrupt Enable <sup>1)</sup> 0 Timer 1 interrupt is disabled. 1 Timer 1 interrupt is enabled.

<sup>1)</sup> When Timer 0 operates in mode 3, this interrupt indicates an overflow in the Timer 0 register, TH0.



#### 11.2 Timer 2

Timer 2 is a 16-bit general purpose timer that has two modes of operation, a 16-bit auto-reload mode and a 16-bit one channel capture mode. If the prescalar is disabled, Timer 2 counts with an input clock of PCLK/12.

Timer 2 can be started by using TR2 bit by hardware or software. Timer 2 can be started by setting TR2 bit by software. If bit T2RHEN is set, Timer 2 can be started by hardware. Bit T2REGS defines the event on pin T2EX: falling edge or rising edge, that can set the run bit TR2 by hardware. Timer 2 can only be stopped by resetting TR2 bit by software.

#### 11.2.1 Auto-Reload Mode

The auto-reload mode is selected when the bit CP/RL2 in register T2CON is zero. In this mode, Timer 2 counts to an overflow value and then reloads its register contents with a 16-bit start value for a fresh counting sequence. The overflow condition is indicated by setting bit TF2 in the T2CON register. At the same time, an interrupt request to the core will be generated (if interrupt is enabled). The overflow flag TF2 must be cleared by software.

The auto-reload mode is further classified into two categories depending upon the DCEN control bit in register T2MOD.

## 11.2.1.1 Up/Down Count Disabled

If DCEN = 0, the up-down count selection is disabled. The timer, therefore, functions as a pure up counting timer only. The operational block diagram is shown in **Figure 11-5**.

If the T2CON register bit EXEN2 = 0, the timer starts to count up to a maximum of FFFF $_{\rm H}$  once the timer is started by setting the bit TR2 in register T2CON to 1. Upon overflow, bit TF2 is set and the timer register is reloaded with the 16-bit reload value of the RC2 register. This reload value is chosen by software, prior to the occurrence of an overflow condition. A fresh count sequence is started and the timer counts up from this reload value as in the previous count sequence.

If EXEN2 = 1, the timer counts up to a maximum of FFFF $_{\rm H}$  once TR2 is set. A 16-bit reload of the timer registers from register RC2 is triggered either by an overflow condition or by a negative/positive edge (chosen by the bit EDGESEL in register T2MOD) at input pin T2EX. If an overflow caused the reload, the overflow flag TF2 is set. If a negative/positive transition at pin T2EX caused the reload, bit EXF2 in register T2CON is set. In either case, an interrupt is generated to the core and the timer proceeds to its next count sequence. The EXF2 flag, similar to the TF2, must be cleared by software.

If bit T2RHEN is set, Timer 2 is started by first falling edge/rising edge at pin T2EX, which is defined by bit T2REGS. If bit EXEN2 is set, bit EXF2 is also set at the same point when Timer 2 is started with the same falling egde/rising edge at pin T2EX, which is defined by bit EDGESEL. The reload will happen with the following negative/positive transitions at pin T2EX, which is defined by bit EDGESEL.






Figure 11-5 Auto-Reload Mode (DCEN = 0)

# 11.2.1.2 Up/Down Count Enabled

If DCEN = 1, the up-down count selection is enabled. The direction of count is determined by the level at input pin T2EX. The operational block diagram is shown in **Figure 11-6**.

A logic 1 at pin T2EX sets the Timer 2 to up counting mode. The timer, therefore, counts up to a maximum of FFFF<sub>H</sub>. Upon overflow, bit TF2 is set and the timer register is reloaded with a 16-bit reload value of the RC2 register. A fresh count sequence is started and the timer counts up from this reload value as in the previous count sequence. This reload value is chosen by software, prior to the occurrence of an overflow condition.

A logic 0 at pin T2EX sets the Timer 2 to down counting mode. The timer counts down and underflows when the THL2 value reaches the value stored at register RC2. The underflow condition sets the TF2 flag and causes FFFF<sub>H</sub> to be reloaded into the THL2



register. A fresh down counting sequence is started and the timer counts down as in the previous counting sequence.

If bit T2RHEN is set, Timer 2 can only be started either by rising edge (T2REGS = 1) at pin T2EX and then proceed with the up counting, or be started by falling edge (T2REGS = 0) at pin T2EX and then proceed with the down counting.

In this mode, bit EXF2 toggles whenever an overflow or an underflow condition is detected. This flag, however, does not generate an interrupt request.




Figure 11-6 Auto-Reload Mode (DCEN = 1)



## 11.2.2 Capture Mode

In order to enter the 16-bit capture mode, bits  $CP/\overline{RL2}$  and EXEN2 in register T2CON must be set. In this mode, the down count function must remain disabled. The timer functions as a 16-bit timer and always counts up to FFFF<sub>H</sub>, after which, an overflow condition occurs. Upon overflow, bit TF2 is set and the timer reloads its registers with  $0000_H$ . The setting of TF2 generates an interrupt request to the core.

Additionally, with a falling/rising edge (chosen by T2MOD.EDGESEL) on pin T2EX, the contents of the timer register (THL2) are captured into the RC2 register. The external input is sampled in every PCLK cycle. When a sampled input shows a low (high) level in one PCLK cycle and a high (low) in the next PCLK cycle, a transition is recognized. If the capture signal is detected while the counter is being incremented, the counter is first incremented before the capture operation is performed. This ensures that the latest value of the timer register is always captured. When the capture operation is completed, bit EXF2 is set and can be used to generate an interrupt request. Figure 11-7 describes the capture function of Timer 2.

If bit T2RHEN is set, Timer 2 is started by first falling edge/rising edge at pin T2EX, which is defined by bit T2REGS. If bit EXEN2 is set, bit EXF2 is also set at the same point when Timer 2 is started with the same falling egde/rising edge at pin T2EX, which is defined by bit EDGESEL. The capture will happen with the following negative/positive transitions at pin T2EX, which is defined by bit EDGESEL.






Figure 11-7 Capture Mode



Reset Value: 00<sub>H</sub>

## 11.2.3 External Interrupt Function


While the timer/counter function is disabled (TR2 = 0), it is still possible to generate a Timer 2 interrupt to the core via an external event at T2EX, as long as Timer 2 remains enabled (PMCON1.T2\_DIS = 0). To achieve this, bit EXEN2 in register T2CON must be set. As a result, any transition on T2EX will cause either a dummy reload or a dummy capture, depending on the CP/ RL2 bit selection.


By disabling the timer/counter function, T2EX can be alternatively used to provide an edge-triggered (rising or falling) external interrupt function, with bit EXF2 serving as the external interrupt flag.

#### 11.2.4 Low Power Mode

If the Timer 2 functionality is not required at all, it can be completely disabled by gating off its clock input for maximal power reduction. This is done by setting bit T2\_DIS in register PMCON1 as described below. Refer to **Chapter 8.1.4** for details on peripheral clock management.

# PMCON1 Power Mode Control Register 1





Field	Bits	Туре	Description	
T2_DIS	3	rw	Timer 2 Disable Request. Active high.  1 Timer 2 is in normal operation (default).  2 Request to disable the Timer 2.	
0	[7:4]	r	Reserved Returns 0 if read; should be written with 0.	



Reset Value: 00<sub>H</sub>

## 11.2.5 Register Map

All Timer 2 register names described in the following sections are referenced in other chapters of this document with the module name prefix "T2\_", e.g., T2\_T2CON.

The Timer 2 SFRs are located in the standard (non-mapped) SFR area. **Table 11-3** lists the addresses of these SFRs.

Table 11-3 SFR Address List

Address	Register
C0 <sub>H</sub>	T2CON
C0 <sub>H</sub> C1 <sub>H</sub> C2 <sub>H</sub> C3 <sub>H</sub> C4 <sub>H</sub> C5 <sub>H</sub>	T2MOD
C2 <sub>H</sub>	RC2L
C3 <sub>H</sub>	RC2H
C4 <sub>H</sub>	T2L
C5 <sub>H</sub>	T2H

## 11.2.6 Register Description

Register T2MOD is used to configure Timer 2 for the various modes of operation.

#### T2MOD

Timer 2 Mode Register

7	7	6	5	4	3	2	1	0
T2RI	EGS	T2RHEN	EDGESEL	PREN		T2PRE	1	DCEN
r	N	rw	rw	rw		rw		rw

Field	Bits	Type	Description		
DCEN	0	rw	Up/Down Counter Enable  Up/Down Counter function is disabled.  Up/Down Counter function is enabled and		
			controlled by pin T2EX (Up = 1, Down = 0).		



Field	Bits	Туре	Description
T2PRE	[3:1]	rw	Timer 2 Prescaler Bit Selects the input clock for Timer 2 which is derived from the peripheral clock.  000 $f_{T2} = f_{PCLK}$ 001 $f_{T2} = f_{PCLK}/2$ 010 $f_{T2} = f_{PCLK}/4$ 011 $f_{T2} = f_{PCLK}/8$ 100 $f_{T2} = f_{PCLK}/16$ Others: reserved
PREN	4	rw	Prescaler Enable  O Prescaler is disabled and the divider 12 takes effect.  1 Prescaler is enabled (see T2PRE bit) and the divider 12 is bypassed.
EDGESEL	5	rw	Edge Select in Capture Mode/Reload Mode  The falling edge at pin T2EX is selected.  The rising edge at pin T2EX is selected.
T2RHEN	6	rw	Timer 2 External Start Enable  O Timer 2 External Start is disabled.  1 Timer 2 External Start is enabled.
T2REGS	7	rw	Edge Select for Timer 2 External Start  The falling edge at Pin T2EX is selected.  The rising edge at Pin T2EX is selected.



Reset Value: 00<sub>H</sub>

Register T2CON controls the operating modes of Timer 2. In addition, it contains the status flags for interrupt generation.

# T2CON Timer 2 Control Register

7	6	5	4	3	2	1	0
TF2	EXF2	0		EXEN2	TR2	0	CP/RL2
rwh	rwh	r		rw	rwh	r	rw


Field	Bits	Туре	Description	
CP/RL2	0	rw	Capture/Reload Select  O Reload upon overflow or upon negative/ positive transition at pin T2EX (when EXEN2 = 1).  Capture Timer 2 data register contents on the negative/positive transition at pin T2EX, provided EXEN2 = 1. The negative or positive transition at pin T2EX is selected by bit EDGESEL.	
TR2	2	rwh	Timer 2 Start/Stop Control  O Stop Timer 2  1 Start Timer 2	
EXEN2	3	rw	Timer 2 External Enable Control  0 External events are disabled.  1 External events are enabled in capture/ reload mode.	
EXF2	6	rwh	Timer 2 External Flag In capture/reload mode, this bit is set by hardware when a negative/positive transition occurs at pin T2EX, if bit EXEN2 = 1. This bit must be cleared by software.	
			Note: When bit DCEN = 1 in auto-reload mode, no interrupt request to the core is generated.	
TF2	7	rwh	Timer 2 Overflow/Underflow Flag Set by a Timer 2 overflow/underflow. Must be cleared by software.	
0	1, [5:4]	r	Reserved Returns 0 if read; should be written with 0.	



Reset Value: 00<sub>H</sub>


Register RC2 is used for a 16-bit reload of the timer count upon overflow or a capture of current timer count depending on the mode selected.

## RC2L



#### RC2H






Field	Bits	Type	Description
RC2	[7:0] of RC2L, [7:0] of RC2H	rwh	Reload/Capture Value  If CP/RL2 = 0, these contents are loaded into the timer register upon an overflow condition.  If CP/RL2 = 1, this register is loaded with the current timer count upon a negative/positive
			transition at pin T2EX when EXEN2 = 1.




Register T2 holds the current 16-bit value of the Timer 2 count.

# T2L



T2H



Field	Bits	Type	Description
	[7:0] of T2L, [7:0] of T2H	rwh	Timer 2 Value These bits indicate the current timer value.



# 12 Capture/Compare Unit 6

The Capture/Compare Unit 6 (CCU6) provides two independent timers (T12, T13), which can be used for Pulse Width Modulation (PWM) generation, especially for AC-motor control. The CCU6 also supports special control modes for block commutation and multi-phase machines. The block diagram of the CCU6 module is shown in Figure 12-1.

The timer T12 can function in capture and/or compare mode for its three channels. The timer T13 can work in compare mode only.

The multi-channel control unit generates output patterns, which can be modulated by T12 and/or T13. The modulation sources can be selected and combined for the signal modulation.

#### **Timer T12 Features:**

- Three capture/compare channels, each channel can be used either as a capture or as a compare channel
- Supports generation of a three-phase PWM (six outputs, individual signals for highside and lowside switches)
- 16-bit resolution, maximum count frequency = peripheral clock frequency
- · Dead-time control for each channel to avoid short-circuits in the power stage
- Concurrent update of the required T12/13 registers
- · Generation of center-aligned and edge-aligned PWM
- Supports single-shot mode
- Supports many interrupt request sources
- Hysteresis-like control mode

#### **Timer T13 Features:**

- One independent compare channel with one output
- 16-bit resolution, maximum count frequency = peripheral clock frequency
- Can be synchronized to T12
- Interrupt generation at period-match and compare-match
- Supports single-shot mode

#### **Additional Features:**

- Implements block commutation for Brushless DC-drives
- Position detection via Hall-sensor pattern
- Automatic rotational speed measurement for block commutation
- · Integrated error handling
- Fast emergency stop without CPU load via external signal (CTRAP)
- Control modes for multi-channel AC-drives
- Output levels can be selected and adapted to the power stage






Figure 12-1 CCU6 Block Diagram



## 12.1 Functional Description

#### 12.1.1 Timer T12

The timer T12 is built with three channels in capture/compare mode. The input clock for timer T12 can be from  $f_{CCU6}$  to a maximum of  $f_{CCU6}$ /128 and is configured by bit field T12CLK. In order to support higher clock frequencies, an additional prescaler factor of 1/256 can be enabled for the prescaler of T12 if bit T12PRE = 1.

The timer period, compare values, passive state selects bits and passive levels bits are written to shadow registers and not directly to the actual registers, while the read access targets the registers actually used (except for the three compare channels, where both the actual and the shadow registers can be read). The transfer from the shadow registers to the actual registers is enabled by setting the shadow transfer enable bit STE12.

If this transfer is enabled, the shadow registers are copied to the respective registers as soon as the associated timer reaches the value zero the next time (being cleared in edge-aligned mode or counting down to 1 in center-aligned mode). When timer T12 is operating in center-aligned mode, it will also copy the registers (if enabled by STE12) if it reaches the currently programmed period value (counting up).

When timer T12 is stopped, the shadow transfer takes place immediately if the corresponding bit STE12 is set. Once the transfer is complete, the respective bit STE12 is cleared automatically.

Figure 12-2 shows an overview of Timer T12.




Figure 12-2 T12 Overview



## 12.1.1.1 Timer Configuration

Register T12 represents the counting value of timer T12. It can be written only while timer T12 is stopped. Write actions while T12 is running are not taken into account. Register T12 can always be read by software.

In edge-aligned mode, T12 only counts up, whereas in center-aligned mode, T12 can count up and down.

Timer T12 can be started and stopped by using bit T12R by hardware or software.

- Bit field T12RSEL defines the event on pin T12HR: rising edge, falling edge, or either of these two edges, that can set the run bit T12R by hardware.
- If bit field T12RSEL = 00<sub>B</sub>, the external setting of T12R is disabled and the timer run bit can only be controlled by software. Bit T12R is set/reset by software by setting bit T12RS or T12RR.
- In single-shot mode, bit T12R is reset by hardware according to the function defined by bit T12SSC. If bit T12SSC = 1, the bit T12R is reset by hardware when:
  - T12 reaches its period value in edge-aligned mode
  - T12 reaches the value 1 while counting down in center-aligned mode

Register T12 can be reset to zero by setting bit T12RES. Setting of T12RES has no impact on run bit T12R.

## 12.1.1.2 Counting Rules

With reference to the T12 input clock, the counting sequence is defined by the following counting rules:

## T12 in edge-aligned mode (Bit CTM = 0):

The count direction is set to counting up (CDIR = 0). The counter is reset to zero if a period-match is detected, and the T12 shadow register transfer takes place if STE12 = 1.

## T12 in center-aligned mode (Bit CTM = 1):

- The count direction is set to counting up (CDIR = 0) if a one-match is detected while counting down.
- The count direction is set to counting down (CDIR = 1) if a period-match is detected while counting up.
- If STE12 = 1, shadow transfer takes place when:
  - a period-match is detected while counting up
  - a one-match is detected while counting down

The timer T12 prescaler is reset when T12 is not running to ensure reproducible timings and delays.

## 12.1.1.3 Switching Rules

Compare actions take place in parallel for the three compare channels. Depending on the count direction, the compare matches have different meanings. In order to get the



PWM information independent of the output levels, two different states have been introduced for the compare actions: the active state and the passive state. Both these states are used to generate the desired PWM as a combination of the control by T13, the trap control unit and the multi-channel control unit. If the active state is interpreted as a 1 and the passive state as a 0, the state information is combined with a logical AND function.

- active AND active = active
- active AND passive = passive
- passive AND passive = passive

The compare states change with the detected compare-matches and are indicated by the CC6xST bits. The compare states of T12 are defined as follows:

- passive if the counter value is below the compare value
- active if the counter value is above the compare value

This leads to the following switching rules for the compare states:

- set to the active state when the counter value reaches the compare value while counting up
- reset to the passive state when the counter value reaches the compare value while counting down
- reset to the passive state in case of a zero-match without compare-match while counting up
- set to the active state in case of a zero-match with a parallel compare-match while counting up




Figure 12-3 Compared States for Compare Value = 2

The switching rules are considered only while the timer is running. As a result, write actions to the timer registers while the timer is stopped do not lead to compare actions.



## **12.1.1.4** Compare Mode of T12

In compare mode, the registers CC6xR (x = 0 - 2) are the actual compare registers for T12. The values stored in CC6xR are compared (all three channels in parallel) to the counter value of T12. The register CC6xR can only be read by software and the modification of the value is done by a shadow register transfer from register CC6xSR.

Register T12PR contains the period value for timer T12. The period value is compared to the actual counter value of T12 and the resulting counter actions depend on the defined counting rules.

**Figure 12-4** shows an example in the center-aligned mode without dead-time. The bit CC6xST indicates the occurrence of a capture or compare event of the corresponding channel. It can be set (if it is 0) by the following events:

- a software set (MCC6xS)
- a compare set event (T12 counter value above the compare value) if the T12 runs and if the T12 set event is enabled
- · upon a capture set event

The bit CC6xST can be reset (if it is 1) by the following events:

- a software reset (MCC6xR)
- a compare reset event (T12 counter value below the compare value) if the T12 runs and if the T12 reset event is enabled (including in single-shot mode at the end of the T12 period)
- · a reset event in the hysteresis-like control mode

The bit CC6xPS represents passive state select bit. The timer T12's two output lines (CC6x, COUT6x) can be selected to be in the passive state while CC6xST is 0 (with CC6xPS = 0) or while CC6xST is 1 (with CC6xPS = 1).

The output level that is driven while the output is in the passive state is defined by the corresponding bit in bit field PSL.

**Figure 12-5** shows the settings of CC6xPS/COUT6xPS and PSL for different applications. The examples are in the center-aligned mode with dead-time.

Hardware modifications of the compare state bits are only possible while timer T12 is running. Therefore, the bit T12R can be used to enable/disable the modification by hardware.






Figure 12-4 Compare States of Timer T12




Figure 12-5 Different settings of CC6xPS/COUT6xPS and PSL



For the hysteresis-like compare mode (MSEL6x =  $1001_B$ ) (see Section 12.1.1.9), the setting of the compare state bit is possible only while the corresponding input CCPOSx = 1 (inactive).

If the hall sensor mode (MSEL6x =  $1000_B$ ) is selected (see **Section 12.1.6**), the compare state bits of the compare channels 1 and 2 are modified by the timer T12 in order to indicate that a programmed time interval has elapsed.

The set is only generated when bit CC6xST is reset; a reset can only take place when the bit is set. Thus, the events triggering the set and reset actions of the CC6xST bit must be combined. This OR-combination of the resulting set and reset permits the reload of the dead-time counter to be triggered (see **Figure 12-6**). This is triggered only if bit CC6xST is changed, permitting a correct PWM generation with dead-time and the complete duty cycle range of 0% to 100% in edge-aligned and center-aligned modes.

## 12.1.1.5 Duty Cycle of 0% and 100%

These counting and switching rules ensure a PWM functionality in the full range between 0% and 100% duty cycle (duty cycle = active time/total PWM period). In order to obtain a duty cycle of 0% (compare state never active), a compare value of T12P+1 must be programmed (for both compare modes). A compare value of 0 will lead to a duty cycle of 100% (compare state always active).

#### 12.1.1.6 Dead-time Generation

In most cases, the switching behavior of the connected power switches is not symmetrical with respect to the times needed to switch on and to switch off. A general problem arises if the time taken to switch on is less than the time to switch off the power device. This leads to a short-circuit in the inverter bridge leg, which may damage the entire system. In order to solve this problem by hardware, the CCU6 contains a programmable dead-time counter, which delays the passive to active edge of the switching signals (the active to passive edge is not delayed).






Figure 12-6 PWM-signals with Dead-time Generation

Register T12DTC controls the dead-time generation for the timer T12 compare channels. Each channel can be independently enabled/disabled for dead-time generation by bit DTEx. If enabled, the transition from passive state to active state is delayed by the value defined by bit field DTM (8-bit down counter, clocked with T12CLK). The dead-time counter can only be reloaded when it is zero.

Each of the three channels works independently with its own dead-time counter, trigger and enable signals. The value of bit field DTM is valid for all three channels.

# **12.1.1.7** Capture Mode

In capture mode, the bits CC6xST indicate the occurrence of the selected capture event according to the bit fields MSEL6x.

- MSEL6x = 01XX<sub>B</sub>, double register capture mode (see Table 12-5)
- MSEL6x = 101X<sub>B</sub> or 11XX<sub>B</sub>, multi-input capture modes (see Table 12-7)

A rising and/or a falling edge on the pins CC6x or CCPOSx can be selected as the capture event that is used to transfer the contents of timer T12 to the CC6xR and



CC6xSR registers. In order to work in capture mode, the capture pins must be configured as inputs.

There are several ways to store the captured values in the registers. For example, in double register capture mode, the timer value is stored in the channel shadow register CC6xSR. The value previously stored in this register is simultaneously copied to the channel register CC6xR. The software can then check the newly captured value while still preserving the possibility of reading the value captured earlier.

Note: In capture mode, a shadow transfer can be requested according to the shadow transfer rules, except for the capture/compare registers that are left unchanged.

## 12.1.1.8 Single-Shot Mode

The single-shot mode of timer T12 is selected when bit T12SSC is set to 1. In single-shot mode, the timer T12 stops automatically at the end of its counting period. **Figure 12-7** shows the functionality at the end of the timer period in edge-aligned and center-aligned modes. If the end of period event is detected while bit T12SSC is set, the bit T12R and all CC6xST bits are reset.




Figure 12-7 End of Single-Shot Mode of T12

## 12.1.1.9 Hysteresis-Like Control Mode

The hysteresis-like control mode (MSEL6x =  $1001_B$ ) offers the possibility of switching off the PWM output, if the input CCPOSx becomes 0, by resetting bit CC6xST. This can be used as a simple motor control feature by using a comparator to indicate, for example, over-current. While CCPOSx = 0, the PWM outputs of the corresponding channel are driving their passive levels. The setting of bit CC6xST is only possible while CCPOSx = 1. Figure 12-8 shows an example of hysteresis-like control mode.



This mode can be used to introduce a timing-related behavior to a hysteresis controller. A standard hysteresis controller detects if a value exceeds a limit and switches its output according to the compare result. Depending on the operating conditions, the switching frequency and the duty cycle may change constantly.




Figure 12-8 Hysteresis-Like Control Mode



#### 12.1.2 Timer T13

The timer T13 is similar to timer T12, except that it has only one channel in compare mode. The counter can only count up (similar to the edge-aligned mode of T12). The input clock for timer T13 can be from  $f_{CCU6}$  to a maximum of  $f_{CCU6}$ /128 and is configured by bit field T13CLK. In order to support higher clock frequencies, an additional prescaler factor of 1/256 can be enabled for the prescaler of T13 if bit T13PRE = 1.

The T13 shadow transfer, in case of a period-match, is enabled by bit STE13. During the T13 shadow transfer, the contents of register CC63SR are transferred to register CC63R. Both registers can be read by software, while only the shadow register can be written by software.

The bits CC63PS, T13IM and PSL63 have shadow bits. The contents of these shadow bits are transferred to the actually used bits during the T13 shadow transfer. Write actions target the shadow bits, while read actions deliver the value of the actually used bits.




Figure 12-9 T13 Overview

Timer T13 counts according to the same counting and switching rules as timer T12 in edge-aligned mode. **Figure 12-9** shows an overview of Timer T13.

# 12.1.2.1 Timer Configuration

Register T13 represents the counting value of timer T13. It can be written only while the timer T13 is stopped. Write actions are not taken into account while T13 is running. Register T13 can always be read by software. Timer T13 supports only edge-aligned mode (counting up).

Timer T13 can be started and stopped by using bit T13R by hardware or software.



- Bit T13R is set/reset by software by setting bit T13RS or T13RR.
- In single-shot mode, if bit T13SSC = 1, the bit T13R is reset by hardware when T13 reaches its period value.
- Bit fields T13TEC and T13TED select the trigger event that will set bit T13R for synchronization of different T12 compare events.

The T13 counter register can be reset to zero by setting bit T13RES. Setting of T13RES has no impact on bit T13R.

## 12.1.2.2 Compare Mode

Register CC63R is the actual compare register for T13. The value stored in CC63R is compared to the counter value of T13. The register CC63R can only be read by software and the modification of the value is done by a shadow register transfer from register CC63SR. The corresponding shadow register CC63SR can be read and written by software.

Register T13PR contains the period value for timer T13. The period value is compared to the actual counter value of T13 and the resulting counter actions depend on the defined counting rules.

The bit CC63ST indicates the occurrence of a compare event of the corresponding channel. It can be set (if it is 0) by the following events:

- a software set (MCC63S)
- a compare set event (T13 counter value above the compare value) if the T13 runs and if the T13 set event is enabled

The bit CC63ST can be reset (if it is 1) by the following events:

- a software reset (MCC63R)
- a compare reset event (T13 counter value below the compare value) if the T13 runs and if the T13 reset event is enabled (including in single-shot mode at the end of the T13 period)

Timer T13 is used to modulate the other output signals with a T13 PWM. In order to decouple COUT63 from the internal modulation, the compare state can be selected independently by bits T13IM and COUT63PS.

# 12.1.2.3 Single-Shot Mode

The single-shot mode of timer T13 is selected when bit T13SSC is set to 1. In single-shot mode, the timer T13 stops automatically at the end of its counting period. If the end of period event is detected while bit T13SSC is set, the bit T13R and the bit CC63ST are reset.



## 12.1.2.4 Synchronization of T13 to T12

The timer T13 can be synchronized on a T12 event. The events include:

- a T12 compare event on channel 0
- a T12 compare event on channel 1
- a T12 compare event on channel 2
- any T12 compare event on channel 0, 1, or 2
- a period-match of T12
- a zero-match of T12 (while counting up)
- any edge of inputs CCPOSx

The bit fields T13TEC and T13TED select the event that is used to start timer T13. This event sets bit T13R by hardware and T13 starts counting. Combined with the single-shot mode, this can be used to generate a programmable delay after a T12 event.




Figure 12-10 Synchronization of T13 to T12

**Figure 12-10** shows the synchronization of T13 to a T12 event. The selected event in this example is a compare-match (compare value = 2) while counting up. The clocks of T12 and T13 can be different (use other prescaler factor), but in this example T12CLK is shown as equal to T13CLK for the sake of simplicity.

#### 12.1.3 Modulation Control

The modulation control part combines the different modulation sources (CC6x\_T12\_o and COUT6x\_T12\_o are the output signals that are configured with CC6xPS/COUT6xPS; MOD\_T13\_o is the output signal after T13 Inverted Modulation (T13IM)). Each modulation source can be individually enabled per output line. Furthermore, the



trap functionality is taken into account to disable the modulation of the corresponding output line during the trap state (if enabled).




Figure 12-11 Modulation Control of T12-related Outputs

For each of the six T12-related output lines (represented by "x") in the Figure 12-11:

- T12MODENx enables the modulation by a PWM pattern generated by timer T12
- T13MODENx enables the modulation by a PWM pattern generated by timer T13
- MCMPx chooses the multi-channel patterns
- TRPENx enables the trap functionality
- PSLx defines the output level that is driven while the output is in the passive state

As shown in **Figure 12-12**, the modulation control part for the T13-related output COUT63 combines the T13 output signal (COUT63\_T13\_o is the output signal that is configured by COUT63PS) and the enable bit ECT13O with the trap functionality. The output level of the passive state is selected by bit PSL63.






Figure 12-12 Modulation Control of the T13-related Output COUT63

Figure 12-13 shows a modulation control example for CC60 and COUT60.




Figure 12-13 Modulation Control Example for CC60 and COUT60



## 12.1.4 Trap Handling

The trap functionality permits the PWM outputs to react to the state of the input pin CTRAP. This functionality can be used to switch off the power devices if the trap input becomes active (e.g., as emergency stop).

During the trap state, the selected outputs are forced into the passive state and no active modulation is possible. The trap state is entered immediately by hardware if the CTRAP input signal becomes active and the trap function is enabled by bit TRPPEN. It can also be entered by software by setting bit TRPF (trap input flag), thus leading to TRPS = 1 (trap state indication flag). The trap state can be left when the input is inactive by software control and synchronized to the following events:

- TRPF is automatically reset after  $\overline{CTRAP}$  becomes inactive (if TRPM2 = 0)
- TRPF must be reset by software after CTRAP becomes inactive (if TRPM2 = 1)
- synchronized to T12 PWM after TRPF is reset (T12 period-match in edge-aligned mode or one-match while counting down in center-aligned mode)
- synchronized to T13 PWM after TRPF is reset (T13 period-match)
- no synchronization to T12 or T13




Figure 12-14 Trap State Synchronization (with TRPM2 = 0)



#### 12.1.5 Multi-Channel Mode

The multi-channel mode offers the possibility of modulating all six T12-related outputs. The bits in bit field MCMP are used to select the outputs that may become active. If the multi-channel mode is enabled (bit MCMEN = 1), only those outputs that have a 1 at the corresponding bit positions in bit field MCMP may become active.

This bit field has its own shadow bit field MCMPS, which can be written by software. The transfer of the new value in MCMPS to the bit field MCMP can be triggered by and synchronized to T12 or T13 events. This structure permits the software to write the new value, which is then taken into account by the hardware at a well-defined moment and synchronized to a PWM period. This avoids unintended pulses due to unsynchronized modulation sources (T12, T13, SW).




Figure 12-15 Modulation Selection and Synchronization

**Figure 12-15** shows the modulation selection for the multi-channel mode. The event that triggers the update of bit field MCMP is chosen by SWSEL. If the selected switching event occurs, the reminder flag R is set. This flag monitors the update request and it is automatically reset when the update takes place. In order to synchronize the update of MCMP to a PWM generated by T12 or T13, bit field SWSYN allows the selection of the



synchronization event, which leads to the transfer from MCMPS to MCMP. Due to this structure, an update takes place with a new PWM period.

The update can also be requested by software by writing to bit field MCMPS with the shadow transfer request bit STRMCM set. If this bit is set during the write action to the register, the flag R is automatically set. By using this, the update takes place completely under software control.

A shadow transfer interrupt can be generated when the shadow transfer takes place. The possible hardware request events are:

- a T12 period-match while counting up (T12pm)
- a T12 one-match while counting down (T12om)
- a T13 period-match (T13pm)
- a T12 compare-match of channel 1 (T12c1cm)
- · a correct Hall event

The possible hardware synchronization events are:

- a T12 zero-match while counting up (T12zm)
- a T13 zero-match (T13zm)



#### 12.1.6 Hall Sensor Mode

In **Brushless-DC** motors, the next multi-channel state values depend on the pattern of the Hall inputs. There is a strong correlation between the **Hall pattern** (CURH) and the **modulation pattern** (MCMP). Because of different machine types, the modulation pattern for driving the motor can vary. Therefore, it is beneficial to have wide flexibility in defining the correlation between the Hall pattern and the corresponding modulation pattern. The CCU6 offers this by having a register which contains the actual Hall pattern (CURHS), the next expected Hall pattern (EXPHS), and its output pattern (MCMPS). At every correct Hall event, a new Hall pattern with its corresponding output pattern can be loaded (from a predefined table) by software into the register MCMOUTS. This shadow register can also be loaded by a write action on MCMOUTS with bit STRHP = 1. In case of a phase delay (generated by T12 channel 1), a new pattern can be loaded when the multi-channel mode shadow transfer (indicated by bit STR) occurs.

#### 12.1.6.1 Sampling of the Hall Pattern

The Hall pattern (on CCPOSx) is sampled with the module clock  $f_{CCU6}$ . In the hall sensor mode (mode MSEL6x =  $1000_B$ ), the dead-time counter DTC0 is used (if bit DBYP is 0) as a hardware **noise filter** to suppress spikes on the Hall inputs. In case of a Hall event, the DTC0 is automatically reloaded and started by the hardware and generates a delay between the detected event and the sampling point. After the counter value of 1 is reached, the CCPOSx inputs are sampled (without noise and spikes) and are compared to the current Hall pattern (CURH) and to the expected Hall pattern (EXPH). If the sampled pattern equals to the current pattern, it means that the edge on CCPOSx was due to a noise spike and no action will be triggered (implicit noise filter by delay). If the sampled pattern equals to the next expected pattern, the edge on CCPOSx was a correct Hall event, and the bit CHE is set which causes an interrupt.

In the case that the multi-channel mode and the Hall pattern comparison should work independently of timer T12, the delay generation by DTC0 can be bypassed by setting bit DBYP. In this case, timer T12 can be used for other purposes.

Bit field HSYNC defines the source for starting a hall comparison. The hall compare action can also be triggered by software by writing a 1 to bit SWHC. The triggering sources for the sampling by hardware include:

- Any edge at one of the inputs CCPOSx (x = 0 2)
- A T13 compare-match
- A T13 period-match
- A T12 period-match (while counting up)
- A T12 one-match (while counting down)
- A T12 compare-match of channel 0 (while counting up)
- A T12 compare-match of channel 0 (while counting down)



This correct Hall event can be used as a transfer request event for register MCMOUTS. The transfer from MCMOUTS to MCMOUT transfers the new CURH-pattern as well as the next EXPH-pattern. In case the sampled Hall inputs were neither the current nor the expected Hall pattern, the bit WHE (wrong Hall event) is set, which can also cause an interrupt and set the IDLE mode to clear MCMP (modulation outputs are inactive). To restart from IDLE, the transfer request of MCMOUTS must be initiated by software (bit STRHP and bit fields SWSEL/SWSYN).

#### 12.1.6.2 Brushless-DC Control

For **Brushless-DC** motors, there is a special mode (MSEL6x =  $1000_B$ ) which is triggered by a change of the Hall inputs (CCPOSx). In this case, T12's channel 0 acts in capture function, channel 1 and 2 act in compare function (without output modulation), and the multi-channel-block is used to trigger the output switching together with a possible modulation of T13.

After the detection of a valid Hall edge, the T12 count value is captured to channel 0 (representing the actual motor speed) and the T12 is reset. When the timer reaches the compare value in channel 1, the next multi-channel state is switched by triggering the shadow transfer of bit field MCMP. This trigger event can be combined with several conditions which are necessary to implement noise filtering (correct Hall event) and to synchronize the next multi-channel state to the modulation sources (avoiding spikes on the output lines). This compare function of channel 1 can be used as a phase delay for the position input to the output switching which is necessary if a sensorless back-EMF technique is used instead of Hall sensors. The compare value in channel 2 can be used as a time-out trigger (interrupt) indicating that the motor's destination speed is far below the desired value (which can be caused by an abnormal load change). In this mode, the modulation of T12 must be disabled (T12MODENx = 0).




Figure 12-16 Timer T12 Brushless-DC Mode (all MSEL6x =  $1000_B$ )



**Table 12-1** lists an example of block commutation in BLDC motor control. If the input signal combination CCPOS0-CCPOS2 changes its state, the outputs CC6x and COUT6x are set to their new states.

Figure 12-17 shows the block commutation in rotate left mode and Figure 12-18 shows the block commutation in rotate right mode. These figures are derived directly from Table 12-1.

**Table 12-1** Block Commutation Control Table

Mode	CCPOS0- CCPOS2 Inputs		CC60 - CC62 Outputs			COUT60 - COUT62 Outputs			
	CCP OS0	CCP OS1	CCP OS2	CC60	CC61	CC62	COUT6 0	COUT6 1	COUT6 2
Rotate left,	1	0	1	inactive	inactive	active	inactive	active	inactive
0° phase shift	1	0	0	inactive	inactive	active	active	inactive	inactive
	1	1	0	inactive	active	inactive	active	inactive	inactive
	0	1	0	inactive	active	inactive	inactive	inactive	active
	0	1	1	active	inactive	inactive	inactive	inactive	active
	0	0	1	active	inactive	inactive	inactive	active	inactive
Rotate right	1	1	0	active	inactive	inactive	inactive	active	inactive
	1	0	0	active	inactive	inactive	inactive	inactive	active
	1	0	1	inactive	active	inactive	inactive	inactive	active
	0	0	1	inactive	active	inactive	active	inactive	inactive
	0	1	1	inactive	inactive	active	active	inactive	inactive
	0	1	0	inactive	inactive	active	inactive	active	inactive
Slow-down	Х	X	Х	inactive	inactive	inactive	active	active	active
Idle <sup>1)</sup>	Х	X	Х	inactive	inactive	inactive	inactive	inactive	inactive

<sup>1)</sup> In case the sampled Hall inputs were neither the current nor the expected Hall pattern, the bit WHE (Wrong Hall Event) is set, which can also cause an interrupt and set the IDLE mode to clear MCMP (modulation outputs are inactive).






Figure 12-17 Block Commutation in Rotate Left Mode




Figure 12-18 Block Commutation in Rotate Right Mode



Reset Value: 00<sub>H</sub>

#### 12.1.7 Interrupt Generation


The interrupt generation can be triggered by the interrupt event or the setting of the corresponding interrupt bit in register IS by software. The interrupt is generated independently of the interrupt flag in register IS. Register IS can only be read; write actions have no impact on the contents of this register. The software can set or reset the bits individually by writing to register ISS or register ISR, respectively.

If enabled by the related interrupt enable bit in register IEN, an interrupt will be generated. The interrupt sources of the CCU6 module can be mapped to four interrupt output lines by programming the interrupt node pointer register INP.

#### 12.1.8 Low Power Mode

If the CCU6 functionality is not required at all, it can be completely disabled by gating off its clock input for maximal power reduction. This is done by setting bit CCU\_DIS in register PMCON1 as described below. Refer to **Chapter 8.1.4** for details on peripheral clock management.





The function of the shaded bit is not described here

Field	Bits	Туре	Description	
CCU_DIS	2	rw	CCU6 Disable Request. Active high.  CCU6 is in normal operation (default).  Request to disable the CCU6.	
0	[7:4]	r	Reserved Returns 0 if read; should be written with 0.	



#### **12.1.9** Port Connection

**Table 12-2** shows how bits and bit fields must be programmed for the required I/O functionality of the CCU6 I/O lines. This table also shows the values of the peripheral input select registers.

Table 12-2 CCU6 I/O Control Selection

Port Lines	PISEL Register Bit	Input/Output Control Register Bits	I/O
P3.6/CTRAP_0	ISTRP = 00 <sub>B</sub>	P3_DIR.P6 = 0	Input
P2.2/CTRAP_1	ISTRP = 01 <sub>B</sub>	P2_DIR.P2 = 0	Input
P0.2/CTRAP_2	ISTRP = 10 <sub>B</sub>	P0_DIR.P2 = 0	Input
P2.0/CCPOS0_0	ISPOS0 = 00 <sub>B</sub>	P2_DIR.P0 = 0	Input
P1.5/CCPOS0_1	ISPOS0 = 01 <sub>B</sub>	P1_DIR.P5 = 0	Input
P3.1/CCPOS0_2	ISPOS0 = 10 <sub>B</sub>	P3_DIR.P1 = 0	Input
P2.1/CCPOS1_0	ISPOS1 = 00 <sub>B</sub>	P2_DIR.P1 = 0	Input
P1.6/CCPOS1_1	ISPOS1 = 01 <sub>B</sub>	P1_DIR.P6 = 0	Input
P3.0/CCPOS1_2	ISPOS1 = 10 <sub>B</sub>	P3_DIR.P0 = 0	Input
P2.2/CCPOS2_0	ISPOS2 = 00 <sub>B</sub>	P2_DIR.P2 = 0	Input
P1.7/CCPOS2_1	ISPOS2 = 01 <sub>B</sub>	P1_DIR.P7 = 0	Input
P3.2/CCPOS2_2	ISPOS2 = 10 <sub>B</sub>	P3_DIR.P2 = 0	Input
P3.0/CC60_0	ISCC60 = 00 <sub>B</sub>	P3_DIR.P0 = 0	Input
	_	P3_DIR.P0 = 1	Output
		P3_ALTSEL0.P0 = 1	
		P3_ALTSEL1.P0 = 0	
P2.2/CC60_3	ISCC60 = 11 <sub>B</sub>	P2_DIR.P2 = 0	Input
P3.1/COUT60	_	P3_DIR.P1 = 1	Output
		P3_ALTSEL0.P1 = 1	
		P3_ALTSEL1.P1 = 0	
P3.2/CC61_0	ISCC61 = 00 <sub>B</sub>	P3_DIR.P2 = 0	Input
	_	P3_DIR.P2 = 1	Output
		P3_ALTSEL0.P2 = 1	
		P3_ALTSEL1.P2 = 0	



Table 12-2 CCU6 I/O Control Selection (cont'd)

Port Lines	PISEL Register Bit	Input/Output Control Register Bits	I/O
P0.0/CC61_1	ISCC61 = 01 <sub>B</sub>	P0_DIR.P0 = 0	Input
	_	P0_DIR.P0 = 1	Output
		P0_ALTSEL0.P0 = 0	
		P0_ALTSEL1.P0 = 1	
P3.1/CC61_2	ISCC61 = 10 <sub>B</sub>	P3_DIR.P1 = 0	Input
	_	P3_DIR.P1 = 1	Output
		P3_ALTSEL0.P1 = 0	
		P3_ALTSEL1.P1 = 1	
P2.0/CC61_3	ISCC61 = 11 <sub>B</sub>	P2_DIR.P0 = 0	Input
P3.3/COUT61_0	_	P3_DIR.P3 = 1	Output
		P3_ALTSEL0.P3 = 1	
		P3_ALTSEL1.P3 = 0	
P0.1/COUT61_1	_	P0_DIR.P1 = 1	Output
		P0_ALTSEL0.P1 = 0	
		P0_ALTSEL1.P1 = 1	
P3.4/CC62_0	ISCC62= 00 <sub>B</sub>	P3_DIR.P4 = 0	Input
	_	P3_DIR.P4 = 1	Output
		P3_ALTSEL0.P4 = 1	
		P3_ALTSEL1.P4 = 0	
P0.4/CC62_1	ISCC62 = 01 <sub>B</sub>	P0_DIR.P4 = 0	Input
	_	P0_DIR.P4 = 1	Output
		P0_ALTSEL0.P4 = 0	
		P0_ALTSEL1.P4 = 1	
P2.1/CC62_3	ISCC62 = 11 <sub>B</sub>	P2_DIR.P1 = 0	Input
P3.5/COUT62_0	_	P3_DIR.P5 = 1	Output
		P3_ALTSEL0.P5 = 1	
		P3_ALTSEL1.P5 = 0	
P0.5/COUT62_1	_	P0_DIR.P5 = 1	Output
		P0_ALTSEL0.P5 = 0	
		P0_ALTSEL1.P5 = 1	



Table 12-2 CCU6 I/O Control Selection (cont'd)

Port Lines	PISEL Register Bit	Input/Output Control Register Bits	I/O
P3.7/COUT63_0	_	P3_DIR.P7 = 1	Output
		P3_ALTSEL0.P7 = 1	
		P3_ALTSEL1.P7 = 0	
P0.3/COUT63_1	_	P0_DIR.P3 = 1	Output
		P0_ALTSEL0.P3 = 0	
		P0_ALTSEL1.P3 = 1	
P1.6/T12HR_0	IST12HR = 00 <sub>B</sub>	P1_DIR.P6 = 0	Input
P0.0/T12HR_1	IST12HR = 01 <sub>B</sub>	P0_DIR.P0 = 0	Input
P2.0/T12HR_2	IST12HR = 10 <sub>B</sub>	P2_DIR.P0 = 0	Input
P1.7/T13HR_0	IST13HR = 00 <sub>B</sub>	P1_DIR.P7 = 0	Input
P0.1/T13HR_1	IST13HR = 01 <sub>B</sub>	P0_DIR.P1 = 0	Input
P2.1/T13HR_2	IST13HR = 10 <sub>B</sub>	P2_DIR.P1 = 0	Input




Reset Value: 00<sub>H</sub>

#### 12.2 Register Map

The CCU6 SFRs are located in the standard memory area (RMAP = 0) and are organized into 4 pages. The CCU6\_PAGE register is located at address  $A3_H$ . It contains the page value and the page control information.

# CCU6\_PAGE Page Register for CCU6



Field	Bits	Type	Description	
PAGE	[2:0]	rw	Page Bits When written, the value indicates the new page address. When read, the value indicates the currently active page = addr [y:x+1].	
STNR	[5:4]	w	Storage Number This number indicates which storage bit field is the target of the operation defined by bit field OP. If $OP = 10_B$ , the contents of PAGE are saved in STx before being overwritten with the new value. If $OP = 11_B$ , the contents of PAGE are overwritten by the contents of STx. The value written to the bit positions of PAGE is ignored.	
			00 ST0 is selected. 01 ST1 is selected. 10 ST2 is selected. 11 ST3 is selected.	



Field	Bits	Type	Description
OP	[7:6]	w	<ul> <li>Operation</li> <li>OX Manual page mode. The value of STNR is ignored and PAGE is directly written.</li> <li>10 New page programming with automatic page saving. The value written to the bit positions of PAGE is stored. In parallel, the previous contents of PAGE are saved in the storage bit field STx indicated by STNR.</li> <li>11 Automatic restore page action. The value written to the bit positions PAGE is ignored and instead, PAGE is overwritten by the contents of the storage bit field STx indicated by STNR.</li> </ul>
0	3	r	Reserved Returns 0 if read; should be written with 0.



All CCU6 register names described in the following sections are referenced in other chapters of this document with the module name prefix "CCU6\_", e.g., CCU6\_CC63SRL.

The addresses (non-mapped) of the CCU6 SFRs are listed in Table 12-3.

Table 12-3 SFR Address List for Pages 0-3

Address	Page 0	Page 1	Page 2	Page 3
9A <sub>H</sub>	CC63SRL	CC63RL	T12MSELL	MCMOUTL
9B <sub>H</sub>	CC63SRH	CC63RH	T12MSELH	MCMOUTH
9C <sub>H</sub>	TCTR4L	T12PRL	IENL	ISL
9D <sub>H</sub>	TCTR4H	T12PRH	IENH	ISH
9E <sub>H</sub>	MCMOUTSL	T13PRL	INPL	PISEL0L
9F <sub>H</sub>	MCMOUTSH	T13PRH	INPH	PISEL0H
A4 <sub>H</sub>	ISRL	T12DTCL	ISSL	PISEL2
A5 <sub>H</sub>	ISRH	T12DTCH	ISSH	_
A6 <sub>H</sub>	CMPMODIFL	TCTR0L	PSLR	_
A7 <sub>H</sub>	CMPMODIFH	TCTR0H	MCMCTR	_
FA <sub>H</sub>	CC60SRL	CC60RL	TCTR2L	T12L
FB <sub>H</sub>	CC60SRH	CC60RH	TCTR2H	T12H
FC <sub>H</sub>	CC61SRL	CC61RL	MODCTRL	T13L
FD <sub>H</sub>	CC61SRH	CC61RH	MODCTRH	T13H
FE <sub>H</sub>	CC62SRL	CC62RL	TRPCTRL	CMPSTATL
FF <sub>H</sub>	CC62SRH	CC62RH	TRPCTRH	CMPSTATH



#### 12.3 Register Description

Table 12-4 shows all registers associated with the CCU6 module.

#### Table 12-4 CCU6 Module Registers

Register Short Name	Register Full Name	Description see				
System Registers						
PISEL0L	Port Input Select Register 0 Low	Page 12-33				
PISEL0H	Port Input Select Register 0 High	Page 12-35				
PISEL2	Port Input Select Register 2	Page 12-36				
T12 Registers						
T12L	Timer T12 Counter Register Low	Page 12-37				
T12H	Timer T12 Counter Register High	Page 12-37				
T12PRL	Timer T12 Period Register Low	Page 12-38				
T12PRH	Timer T12 Period Register High	Page 12-38				
CC6xRL	Capture/Compare Register for Channel CC6x Low	Page 12-39				
CC6xRH	Capture/Compare Register for Channel CC6x High	Page 12-39				
CC6xSRL	Capture/Compare Shadow Register for Channel CC6x Low	Page 12-40				
CC6xSRH	Capture/Compare Shadow Register for Channel CC6x High	Page 12-40				
T12DTCL	Dead-Time Control Register for Timer T12 Low	Page 12-41				
T12DTCH	Dead-Time Control Register for Timer T12 High	Page 12-41				
T13 Registers						
T13L	Timer T13 Counter Register Low	Page 12-43				
T13H	Timer T13 Counter Register High	Page 12-43				
T13PRL	Timer T13 Period Register Low	Page 12-44				
T13PRH	Timer T13 Period Register High	Page 12-44				
CC63RL	Page 12-45					
CC63RH	CC63RH Capture/Compare Register for Channel CC63 High					



Table 12-4 CCU6 Module Registers (cont'd)

Register Short Name	Register Full Name	Description see
CC63SRL	Capture/Compare Shadow Register for Channel CC63 Low	Page 12-46
CC63SRH	Capture/Compare Shadow Register for Channel CC63 High	Page 12-46
CCU6 Control	Registers	
CMPSTATL	Compare State Register Low	Page 12-47
CMPSTATH	Compare State Register High	Page 12-48
CMPMODIFL	Compare State Modification Register Low	Page 12-49
CMPMODIFH	Compare State Modification Register High	Page 12-49
TCTR0L	Timer Control Register 0 Low	Page 12-50
TCTR0H	Timer Control Register 0 High	Page 12-51
TCTR2L	Timer Control Register 2 Low	Page 12-54
TCTR2H	Timer Control Register 2 High	Page 12-56
TCTR4L	Timer Control Register 4 Low	Page 12-57
TCTR4H	Timer Control Register 4 High	
Modulation Co	ntrol Registers	
MODCTRL	Modulation Control Register Low	Page 12-59
MODCTRH	Modulation Control Register High	Page 12-60
TRPCTRL	Trap Control Register Low	Page 12-62
TRPCTRH	Trap Control Register High	Page 12-63
PSLR	Passive State Level Register	Page 12-65
MCMOUTSL	Multi_Channel Mode Output Shadow Register Low	Page 12-67
MCMOUTSH	Multi_Channel Mode Output Shadow Register High	Page 12-68
MCMOUTL	Multi_Channel Mode Output Register Low	Page 12-69
MCMOUTH	Multi_Channel Mode Output Register High	Page 12-71
MCMCTR	MCTR Multi_Channel Mode Control Register	
T12MSELL	T12 Capture/Compare Mode Select Register Low	Page 12-74



Reset Value: 00<sub>H</sub>

Table 12-4 CCU6 Module Registers (cont'd)

Register Short Name	Register Full Name	Description see	
T12MSELH	T12 Capture/Compare Mode Select Register High	Page 12-75	
Interrupt Cont	rol Registers		
ISL	Interrupt Status Register Low	Page 12-79	
ISH	Interrupt Status Register High	Page 12-80	
ISSL	Interrupt Status Set Register Low	Page 12-82	
ISSH	Interrupt Status Set Register High	Page 12-83	
ISRL	Interrupt Status Reset Register Low	Page 12-84	
ISRH	Interrupt Status Reset Register High	Page 12-85	
IENL	Interrupt Enable Register Low	Page 12-86	
IENH	Interrupt Enable Register High	Page 12-87	
INPL	Interrupt Node Pointer Register Low	Page 12-90	
INPH	PH Interrupt Node Pointer Register High		


Note: For all CCU6 registers, the write-only bit positions (indicated by "w") always deliver the value of 0 when they are read out. If a hardware and a software request to modify a bit occur simultaneously, the software wins.

#### 12.3.1 System Registers

## 12.3.1.1 Port Input Selection

Registers PISEL0 and PISEL2 contain bit fields that select the actual input signals for the module inputs. This permits the pin functionality of the device to be adapted as per the application's requirements. The output pins are chosen according to the registers in the ports.

PISEL0L
Port Input Select Register 0 Low






Field	Bits	Туре	Description
ISCC60	[1:0]	rw	Input Select for CC60 This bit field defines the port pin that is used for the CC60 capture input signal.  00 The input pin is selected for CC60_0.  01 Reserved  10 Reserved  11 The input pin is selected for CC60_3.
ISCC61	[3:2]	rw	Input Select for CC61 This bit field defines the port pin that is used for the CC61 capture input signal.  00 The input pin is selected for CC61_0.  01 The input pin is selected for CC61_1.  10 The input pin is selected for CC61_2.  11 The input pin is selected for CC61_3.
ISCC62	[5:4]	rw	Input Select for CC62 This bit field defines the port pin that is used for the CC62 capture input signal.  00 The input pin is selected for CC62_0.  01 The input pin is selected for CC62_1.  10 Reserved  11 The input pin is selected for CC62_3
ISTRP	[7:6]	rw	Input Select for CTRAP  This bit field defines the port pin that is used for the CTRAP input signal.  00 The input pin is selected for CTRAP_0.  01 The input pin is selected for CTRAP_1.  10 The input pin is selected for CTRAP_2.  11 Reserved



Reset Value: 00<sub>H</sub>


# PISEL0H Port Input Select Register 0 High



Field	Bits	Туре	Description
ISPOS0	[1:0]	rw	Input Select for CCPOS0 This bit field defines the port pin that is used for the CCPOS0 input signal.  00 The input pin is selected for CCPOS0_0.  01 The input pin is selected for CCPOS0_1.  10 The input pin is selected for CCPOS0_2.  11 Reserved
ISPOS1	[3:2]	rw	Input Select for CCPOS1 This bit field defines the port pin that is used for the CCPOS1 input signal.  00 The input pin is selected for CCPOS1_0.  01 The input pin is selected for CCPOS1_1.  10 The input pin is selected for CCPOS1_2.  11 Reserved
ISPOS2	[5:4]	rw	Input Select for CCPOS2 This bit field defines the port pin that is used for the CCPOS2 input signal.  00 The input pin is selected for CCPOS2_0.  01 The input pin is selected for CCPOS2_1.  10 The input pin is selected for CCPOS2_2.  11 Reserved
IST12HR	[7:6]	rw	Input Select for T12HR This bit field defines the port pin that is used for the T12HR input signal.  00 The input pin is selected for T12HR _0.  01 The input pin is selected for T12HR_1.  10 The input pin is selected for T12HR_2.  11 Reserved



#### PISEL2 **Port Input Select Register 2**



Field	Bits	Type	Description	
IST13HR	[1:0]	rw	Input Select for T13HR This bit field defines the port pin that is used for the T13HR input signal.  00 The input pin is selected for T13HR_0.  01 The input pin is selected for T13HR_1.  10 The input pin is selected for T13HR_2.  11 Reserved	
0	[7:2]	r	Reserved Returns 0 if read; should be written with 0.	



Reset Value: 00<sub>H</sub>


Reset Value: 00<sub>H</sub>

#### 12.3.2 Timer T12 – Related Registers


The generation of the patterns for a 3-channel PWM is based on timer T12. The registers related to timer T12 can be concurrently updated (with well-defined conditions) in order to ensure consistency of the three PWM channels.

Timer T12 supports capture and compare modes, which can be independently selected for its three channels CC60, CC61 and CC62.

T12L
Timer T12 Counter Register Low



T12H
Timer T12 Counter Register High




Field	Bits	Type	Description
T12CV	[7:0] of T12L, [7:0] of T12H	rwh	Timer T12 Counter Value This register represents the 16-bit counter value of timer T12.


Note: Once timer T12 is stopped, the internal clock divider is reset in order to ensure reproducible timings and delays.




#### T12PRL **Timer T12 Period Register Low**



Reset Value: 00<sub>H</sub>





#### T12PRH **Timer T12 Period Register High**



Field	Bits	Type	Description
T12PV	[7:0] of T12PRL, [7:0] of T12PRH	rwh	T12 Period Value The value T12PV defines the counter value for T12, which leads to a period-match. On reaching this value, the timer T12 is set to zero (edge-aligned mode) or changes its count direction to down counting (center-aligned mode).








Field	Bits	Type	Description
CC6xV (x = 0 - 2)	[7:0] of CC6xRL, [7:0] of CC6xRH	rh	Channel x Capture/Compare Value In compare mode, the bit fields CC6xV contain the values that are compared to the T12 counter value. In capture mode, the captured value of T12 can be read from these registers.





# CC6xSRH (x = 0 - 2) Capture/Compare Shadow Register for Channel CC6x High 7 6 5 4 3 2 1 0 CC6xSH (x = 0 - 2)

rwh


Field	Bits	Type	Description
CC6xS (x = 0 - 2)	[7:0] of CC6xSRL, [7:0] of CC6xSRH	rwh	Shadow Register for Channel x Capture/Compare Value In compare mode, the contents of bit fields CC6xS are transferred to the bit fields CC6xV during a shadow transfer. In capture mode, the captured value of T12 can be read from these registers.



Reset Value: 00<sub>H</sub>

#### T12DTCL





Field	Bits	Туре	Description
DTM	[7:0]	rw	Dead-Time Bit field DTM determines the programmable delay between switching from the passive state to the active state of the selected outputs. The switching from the active state to the passive state is not delayed.

#### T12DTCH

#### **Dead-Time Control Register for Timer T12 High**

7	6	5	4	3	2	1	0
0	DTR2	DTR1	DTR0	0	DTE2	DTE1	DTE0
r	rh	rh	rh	r	rw	rw	rw

Field	Bits	Туре	Description
DTE0 DTE1 DTE2	0 1 2	rw	Dead-Time Enable Bits  Bits DTEx (x = 0 - 2) enable and disable the dead- time generation for each compare channel (0, 1, 2) of timer T12.  Dead-time generation is disabled. The corresponding outputs switch from the passive state to the active state (according to the actual compare status) without any delay.  Dead-time generation is enabled. The corresponding outputs switch from the passive state to the active state (according to the compare status) with the delay programmed in bit field DTM.



Field	Bits	Туре	Description
DTR0 DTR1 DTR2	4 5 6	rh	Dead-Time Run Indication Bits  Bits DTRx (x = 0 - 2) indicate the status of the dead- time generation for each compare channel (0, 1, 2) of timer T12.  The value of the corresponding dead-time counter channel is 0.  The value of the corresponding dead-time counter channel is not 0.
0	3, 7	r	Reserved Returns 0 if read; should be written with 0.

Note: The dead-time counters are clocked with the same frequency as T12.

This structure allows symmetrical dead-time generation in center-aligned and in edge-aligned PWM mode. A duty cycle of 50% leads to CC6x; COUT6x is switched on for: 0.5 \* period - dead-time.

Note: The dead-time counters are not reset by bit T12RES, but by bit DTRES.



Reset Value: 00<sub>H</sub>


Reset Value: 00<sub>H</sub>

#### 12.3.3 Timer T13 – Related Registers


The generation of the patterns for a single-channel PWM is based on timer T13. The registers related to timer T13 can be concurrently updated (with well-defined conditions) in order to ensure consistency of the PWM signal. Timer T13 can be synchronized to several timer T12 events.

Timer T13 supports only compare mode on its compare channel CC63.

T13L
Timer T13 Counter Register Low




T13H
Timer T13 Counter Register High




Field	Bits	Туре	Description
T13CV	[7:0] of T13L, [7:0] of T13H		Timer T13 Counter Value This register represents the 16-bit counter value of timer T13.

Note: Once timer T13 is stopped, the internal clock divider is reset in order to ensure reproducible timings and delays.








T13PRH

Timer T13 Period Register High Reset Value: 00<sub>H</sub>

T13PVL


rwh

3




Field	Bits	Туре	Description
T13PV	[7:0] of T13PRL, [7:0] of T13PRH	rwh	T13 Period Value The value T13PV defines the counter value for T13, which leads to a period-match. On reaching this value, the timer T13 is set to zero.






## CC63RH




Field	Bits	Type	Description
CC63V	[7:0] of CC63RL, [7:0] of CC63RH	rh	Channel CC63 Compare Value The bit fields CC63V contain the values that are compared to the T13 counter value.







#### CC63SRH



Field	Bits	Type	Description
CC63S	[7:0] of CC63SRL, [7:0] of CC63SRH		Shadow Register for Channel CC63 Compare Value The contents of bit fields CC63S are transferred to the bit fields CC63V during a shadow transfer.



Reset Value: 00<sub>H</sub>

#### 12.3.4 Capture/Compare Control Registers

Register CMPSTAT contains status bits that monitor the current capture and compare state, and control bits that define the active/passive state of the compare channels.

## **CMPSTATL Compare State Register Low**

	7	6	5	4	3	2	1	0
	0	CC 63ST	CC POS 2	CC POS 1	CC POS 0	CC 62ST	CC 61ST	CC 60ST
_	r	rh	rh	rh	rh	rh	rh	rh

Field	Bits	Туре	Description
CC60ST CC61ST CC62ST CC63ST	0 1 2 6	rh	Capture/Compare State Bits  Bits CC6xST monitor the state of the capture/compare channels. Bits CC6xST (x = 0 - 2) are related to T12; bit CC63ST is related to T13.  On In compare mode, the timer count is less than the compare value. In capture mode, the selected edge has not been detected since the bit was reset by software.  In compare mode, the counter value is greater than or equal to the compare value. In capture mode, the selected edge has been detected.
CCPOS0 CCPOS1 CCPOS2	3 4 5	rh	Sampled Hall Pattern Bits  Bits CCPOSx (x = 0 - 2) indicate the value of the input Hall pattern that has been compared to the current and expected value. The value is sampled when the event hcrdy (Hall compare ready) occurs.  O The input CCPOSx has been sampled as 0.  The input CCPOSx has been sampled as 1.
0	7	r	Reserved Returns 0 if read; should be written with 0.

<sup>1)</sup> These bits are set and reset according to the T12 and T13 switching rules.



Reset Value: 00<sub>H</sub>

## **CMPSTATH Compare State Register High**

	7	6	5	4	3	2	1	0
	T13 IM	C OUT63PS	C OUT62PS	CC 62PS	C OUT61PS	CC 61PS	C OUT60PS	CC 60PS
•	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh

Field	Bits	Туре	Description
CC60PS CC61PS CC62PS COUT60PS COUT61PS COUT62PS COUT63PS	0 2 4 1 3 5 6	rwh	Passive State Select for Compare Outputs Bits CC6xPS and COUT6xPS (x = 0 - 2) select the state of the corresponding compare channel, which is considered to be the passive state. During the passive state, the passive level (defined in register PSLR) is driven by the output pin. Bits CC6xPS and COUT6xPS are related to T12, while bit COUT63PS is related to T13.  O The corresponding compare output drives passive level while CC6xST is 0.  The corresponding compare output drives passive level while CC6xST is 1.  In capture mode, these bits are not used.
T13IM <sup>2)</sup>	7	rwh	T13 Inverted Modulation  Bit T13IM inverts the T13 signal for the modulation of the CC6x and COUT6x (x = 0 - 2) signals.  0 T13 output is not inverted.  1 T13 output is inverted for further modulation.

<sup>1)</sup> These bits have shadow bits and are updated in parallel to the capture/compare registers of T12 and T13, respectively. A read action targets the actually used values, whereas a write action targets the shadow bits.

<sup>&</sup>lt;sup>2)</sup> This bit has a shadow bit and is updated in parallel to the compare and period registers of T13. A read action targets the actually used values, whereas a write action targets the shadow bit.



Reset Value: 00<sub>H</sub>

Reset Value: 00<sub>H</sub>

Register CMPMODIF contains control bits that allow modification by software of the capture/compare state bits.

#### **CMPMODIFL**

## **Compare State Modification Register Low**

	7	6	5	4	3	2	1	0
	0	MCC 63S		0	1	MCC 62S	MCC 61S	MCC 60S
Ī	r	W		r	•	W	W	W

#### **CMPMODIFH**

#### **Compare State Modification Register High**

7	6	5	4	3	2	1	0
0	MCC 63R		0		MCC 62R	MCC 61R	MCC 60R
r	W		r		W	W	W

Field	Bits	Туре	Description
MCC60S <sup>1)</sup> MCC61S <sup>1)</sup> MCC62S <sup>1)</sup> MCC63S <sup>1)</sup> MCC60R <sup>2)</sup> MCC61R <sup>2)</sup> MCC62R <sup>2)</sup> MCC62R <sup>2)</sup> MCC62R <sup>2)</sup>	0 1 2 6 0 1 2 6	W	Capture/Compare Status Modification Bits These bits are used to set (MCC6xS) or reset (MCC6xR) the corresponding CC6xST bits by software. This feature allows the user to individually change the status of the output lines by software, e.g., when the corresponding compare timer is stopped. This enables a manipulation of CC6xST bits by a single data write action. MCC6xR, MCC6xS = 0,0 Bit CC6xST is not changed. 0,1 Bit CC6xST is set. 1,0 Bit CC6xST is reset. 1,1 Reserved (toggle)
0	[5:3], 7	r	Reserved Returns 0 if read; should be written with 0.

<sup>1)</sup> This bit field is contained in the Compare State Modification Register Low.

<sup>2)</sup> This bit field is contained in the Compare State Modification Register High.



Reset Value: 00<sub>H</sub>

Register TCTR0 controls the basic functionality of both timers T12 and T13.

# TCTR0L Timer Control Register 0 Low

7	6	5	4	3	2	1	0
СТМ	CDIR	STE12	T12R	T12 PRE		T12CLK	
rw	rh	rh	rh	rw	•	rw	

Field	Bits	Туре	Description
T12CLK	[2:0]	rw	Timer T12 Input Clock Select Selects the input clock for timer T12 which is derived from the peripheral clock according to the equation $f_{T12} = f_{CCU6}/2^{}$ .  000 $f_{T12} = f_{CCU6}/2$ 010 $f_{T12} = f_{CCU6}/2$ 010 $f_{T12} = f_{CCU6}/4$ 011 $f_{T12} = f_{CCU6}/8$ 100 $f_{T12} = f_{CCU6}/16$ 101 $f_{T12} = f_{CCU6}/32$ 110 $f_{T12} = f_{CCU6}/64$ 111 $f_{T12} = f_{CCU6}/128$
T12PRE	3	rw	Timer T12 Prescaler Bit In order to support higher clock frequencies, an additional prescaler factor of 1/256 can be enabled for the prescaler for T12.  O The additional prescaler for T12 is disabled.  1 The additional prescaler for T12 is enabled.
T12R <sup>1)</sup>	4	rh	Timer T12 Run Bit T12R starts and stops timer T12. It is set/reset by software by setting bit T12RS or T12RR, or it is reset by hardware according to the function defined by bit T12SSC.  Timer T12 is stopped. Timer T12 is running.



Reset Value: 00<sub>H</sub>

Field	Bits	Туре	Description
STE12	5	rh	Timer T12 Shadow Transfer Enable  Bit STE12 enables or disables the shadow transfer of the T12 period value, the compare values and passive state select bits and levels from their shadow registers to the actual registers if a T12 shadow transfer event is detected. Bit STE12 is cleared by hardware after the shadow transfer.  A T12 shadow transfer event is a period-match while counting up or a one-match while counting down.  O The shadow register transfer is disabled.  1 The shadow register transfer is enabled.
CDIR	6	rh	Count Direction of Timer T12  This bit is set/reset according to the counting rules of T12.  0 T12 counts up. 1 T12 counts down.
СТМ	7	rw	<ul> <li>T12 Operating Mode</li> <li>Edge-aligned mode:         <ul> <li>T12 always counts up and continues counting from zero after reaching the period value.</li> </ul> </li> <li>Center-aligned mode:         <ul> <li>T12 counts down after detecting a period-match and counts up after detecting a one-match.</li> </ul> </li> </ul>

<sup>1)</sup> A concurrent set/reset action on T12R (from T12SSC, T12RR or T12RS) will have no effect. The bit T12R will remain unchanged.

# TCTR0H Timer Control Register 0 High

7	6	5	4	3	2	1	0
0		STE 13	T13R	T13 PRE		T13CLK	
r		rh	rh	rw		rw	<u> </u>



Field	Bits	Туре	Description
T13CLK	[2:0]	rw	Timer T13 Input Clock Select Selects the input clock for timer T13 which is derived from the peripheral clock according to the equation $f_{T13} = f_{CCU6}/2^{}$ .  000 $f_{T13} = f_{CCU6}$ 001 $f_{T13} = f_{CCU6}/2$ 010 $f_{T13} = f_{CCU6}/4$ 011 $f_{T13} = f_{CCU6}/8$ 100 $f_{T13} = f_{CCU6}/16$ 101 $f_{T13} = f_{CCU6}/16$ 101 $f_{T13} = f_{CCU6}/16$ 111 $f_{T13} = f_{CCU6}/128$
T13PRE	3	rw	Timer T13 Prescaler Bit In order to support higher clock frequencies, an additional prescaler factor of 1/256 can be enabled for the prescaler for T13.  O The additional prescaler for T13 is disabled.  The additional prescaler for T13 is enabled.
T13R <sup>1)</sup>	4	rh	Timer T13 Run Bit T13R starts and stops timer T13. It is set/reset by software by setting bit T13RS or T13RR, or it is set/ reset by hardware according to the function defined by bit T13SSC, and bit fields T13TEC and T13TED.  Timer T13 is stopped. Timer T13 is running.
STE13	5	rh	Timer T13 Shadow Transfer Enable  Bit STE13 enables or disables the shadow transfer of the T13 period value, the compare value and passive state select bit and level from their shadow registers to the actual registers if a T13 shadow transfer event is detected. Bit STE13 is cleared by hardware after the shadow transfer.  A T13 shadow transfer event is a period-match.  The shadow register transfer is disabled.  The shadow register transfer is enabled.
0	[7:6]	r	Reserved Returns 0 if read; should be written with 0.

<sup>1)</sup> A concurrent set/reset action on T13R (from T13SSC, T13TEC, T13RR or T13RS) will have no effect. The bit T13R will remain unchanged.



Note: A write action to the bit field T12CLK or bit T12PRE is only taken into account when the timer T12 is not running (T12R = 0). A write action to the bit field T13CLK or bit T13PRE is only taken into account when the timer T13 is not running (T13R = 0).



Reset Value: 00H

Register TCTR2 controls the single-shot and the synchronization functionality of both timers T12 and T13. Both timers can run in single-shot mode. In this mode, they stop their counting sequence automatically after one counting period with a count value of zero. The single-shot mode and the synchronization of T13 to T12 allow the generation of events with a programmable delay after well-defined PWM actions of T12. For example, this feature can be used to trigger AD conversions, after a specified delay (to avoid problems due to switching noise), synchronously to a PWM event.

TCTR2L
Timer Control Register 2 Low

7	6	5	4	3	2	1	0
0	T13 TED		T13 TEC			T13 SSC	T12 SSC
r	rw		rw			rw	rw

Field	Bits	Туре	Description
T12SSC	0	rw	<ul> <li>Timer T12 Single-Shot Control</li> <li>This bit controls the single-shot mode of T12.</li> <li>The single-shot mode is disabled, no hardware action on T12R.</li> <li>The single-shot mode is enabled, the bit T12R is reset by hardware if: <ul> <li>T12 reaches its period value in edge-aligned mode</li> <li>T12 reaches the value 1 while counting down in center-aligned mode.</li> <li>In parallel to the reset action of bit T12R, the bits CC6xST (x = 0 - 2) are reset.</li> </ul> </li> </ul>
T13SSC	1	rw	Timer T13 Single-Shot Control This bit controls the single-shot mode of T13.  O No hardware action on T13R  The single-shot mode is enabled, the bit T13R is reset by hardware if T13 reaches its period value.  In parallel to the reset action of bit T13R, the bit CC63ST is reset.



Field	Bits	Туре	Description	
T13TEC	[4:2]	rw	T13 Trigger Event Control Bit field T13TEC selects the trigger event to start T13 (automatic set of T13R for synchronization to T12 compare signals) according to following combinations: 000 No action 001 Set T13R on a T12 compare event on channel 0 010 Set T13R on a T12 compare event on channel 1 011 Set T13R on a T12 compare event on channel 2 100 Set T13R on any T12 compare event on channel 0, 1, or 2 101 Set T13R upon a period-match of T12 110 Set T13R upon a zero-match of T12 (while counting up) 111 Set T13R on any edge of inputs CCPOSx	
T13TED <sup>1)</sup>	[6:5]	rw	Timer T13 Trigger Event Direction  Bit field T13TED delivers additional information to control the automatic set of bit T13R in case the trigger action defined by T13TEC is detected.  O No action  While T12 is counting up  While T12 is counting down  Independent of the count direction of T12	
0	7	r	Reserved Returns 0 if read; should be written with 0.	

<sup>1)</sup> Example:

If the timer T13 is intended to start at any compare event on T12 (T13TEC =  $100_B$ ), the trigger event direction can be programmed to:


- counting up >> a T12 channel 0, 1, 2 compare match triggers T13R only while T12 is counting up
- counting down >> a T12 channel 0, 1, 2 compare match triggers T13R only while T12 is counting down
- independent of bit CDIR >> each T12 channel 0, 1, 2 compare match triggers T13R

The timer count direction is taken from the value of bit CDIR. As a result, if T12 is running in edge-aligned mode (counting up only), T13 can only be started automatically if bit field T13TED =  $01_B$  or  $11_B$ .



Reset Value: 00<sub>H</sub>

# TCTR2H Timer Control Register 2 High



Field	Bits	Туре	Description
T12RSEL	[1:0]	rw	Timer T12 External Run Selection  Bit field T12RSEL defines the event of signal T12HR that can set the run bit T12R by hardware.  00 The external setting of T12R is disabled.  01 Bit T12R is set if a rising edge of signal T12HR is detected.  10 Bit T12R is set if a falling edge of signal T12HR is detected.  11 Bit T12R is set if an edge of signal T12HR is detected.
T13RSEL	[3:2]	rw	Timer T13 External Run Selection  Bit field T13RSEL defines the event of signal T13HR that can set the run bit T13R by hardware.  00 The external setting of T13R is disabled.  01 Bit T13R is set if a rising edge of signal T13HR is detected.  10 Bit T13R is set if a falling edge of signal T13HR is detected.  11 Bit T13R is set if an edge of signal T13HR is detected.
0	[7:4]	r	Reserved Returns 0 if read; should be written with 0.



Reset Value: 00<sub>H</sub>

Register TCTR4 allows the software control of the run bits T12R and T13R through independent set and reset conditions. Furthermore, the timers can be reset (while running) and the bits STE12 and STE13 can be controlled by software.

TCTR4L
Timer Control Register 4 Low

7	6	5	4	3	2	1	0
T12 STD	T12 STR	0		DT RES	T12 RES	T12 RS	T12 RR
14/	\A/		3	\A/	14/	\A/	\A/

Field	Bits	Туре	Description
T12RR	0	w	Timer T12 Run Reset Setting this bit resets the T12R bit. 0 T12R is not influenced. 1 T12R is cleared, T12 stops counting
T12RS	1	w	Timer T12 Run Set Setting this bit sets the T12R bit. 0 T12R is not influenced. 1 T12R is set, T12 counts.
T12RES	2	W	Timer T12 Reset  0 No effect on T12  1 The T12 counter register is reset to zero. The switching of the output signals is according to the switching rules. Setting of T12RES has no impact on bit T12R.
DTRES	3	w	Dead-Time Counter Reset  O No effect on the dead-time counters  The three dead-time counter channels are reset to zero.
T12STR	6	w	Timer T12 Shadow Transfer Request  0 No action  1 STE12 is set, enabling the shadow transfer.
T12STD	7	w	Timer T12 Shadow Transfer Disable  0 No action  1 STE12 is reset without triggering the shadow transfer.
0	[5:4]	r	Reserved Returns 0 if read; should be written with 0.



Reset Value: 00<sub>H</sub>

# TCTR4H Timer Control Register 4 High

7	6	5	4	3	2	1	0
T13 STD	T13 STR		0		T13 RES	T13 RS	T13 RR
W	W	•	r		W	W	W

Field	Bits	Туре	Description			
T13RR	0	w	Timer T13 Run Reset Setting this bit resets the T13R bit. 0 T13R is not influenced. 1 T13R is cleared, T13 stops counting.			
T13RS	1	W	Timer T13 Run Set Setting this bit sets the T13R bit. 0 T13R is not influenced. 1 T13R is set, T13 counts.			
T13RES	2	w	Timer T13 Reset  O No effect on T13  The T13 counter register is reset to zero. The switching of the output signals is according to the switching rules. Setting of T13RES has no impact on bit T13R.			
T13STR	6	w	Timer T13 Shadow Transfer Request  O No action  STE13 is set, enabling the shadow transfer.			
T13STD	7	W	Timer T13 Shadow Transfer Disable  0 No action  1 STE13 is reset without triggering the shadow transfer.			
0	[5:3]	r	Reserved Returns 0 if read; should be written with 0.			

Note: A simultaneous write of a 1 to bits which set and reset the same bit will trigger no action (for example, writing 1 to bits T13RR and T13RS will not modify bit T13R). The corresponding bit will remain unchanged.




Reset Value: 00<sub>H</sub>

### 12.3.5 Modulation Control Registers

### 12.3.5.1 Global Module Control

Register MODCTR contains control bits that enable the modulation of the corresponding output signal by PWM pattern generated by the timers T12 and T13. Furthermore, the multi-channel mode can be enabled as additional modulation source for the output signals.

# MODCTRL Modulation Control Register Low



Field	Bits	Туре	Description
T12MODEN	[5:0]	rw	T12 Modulation Enable
			Setting these bits enables the modulation of the
			corresponding compare channel by a PWM pattern
			generated by timer T12. The bit positions correspond
			to the following output signals:
			Bit 0 Modulation of CC60
			Bit 1 Modulation of COUT60
			Bit 2 Modulation of CC61
			Bit 3 Modulation of COUT61
			Bit 4 Modulation of CC62
			Bit 5 Modulation of COUT62
			The enable feature of the modulation is defined as
			follows:
			0 The modulation of the corresponding output
			signal by a T12 PWM pattern is disabled.
			The modulation of the corresponding output signal by a T12 PWM pattern is enabled.



Reset Value: 00<sub>H</sub>

Field	Bits	Туре	Description
MCMEN	7	rw	<ul> <li>Multi-Channel Mode Enable</li> <li>The modulation of the corresponding output signal by a multi-channel pattern according to bit field MCMP is disabled.</li> <li>The modulation of the corresponding output signal by a multi-channel pattern according to bit field MCMP is enabled.</li> </ul>
0	6	r	Reserved Returns 0 if read; should be written with 0.

# MODCTRH Modulation Control Register High

	7	6	5	4	3	2	1	0
	ECT 130	0			T13N	MODEN	1	
_	rw.	r				rw		•

Field	Bits	Туре	Description
T13MODEN	[5:0]	rw	T13 Modulation Enable
			Setting these bits enables the modulation of the
			corresponding compare channel by a PWM pattern
			generated by timer T13. The bit positions correspond
			to the following output signals:
			Bit 0 Modulation of CC60
			Bit 1 Modulation of COUT60
			Bit 2 Modulation of CC61
			Bit 3 Modulation of COUT61
			Bit 4 Modulation of CC62
			Bit 5 Modulation of COUT62
			The enable feature of the modulation is defined as
			follows:
			0 The modulation of the corresponding output
			signal by a T13 PWM pattern is disabled.
			1 The modulation of the corresponding output signal by a T13 PWM pattern is enabled.



Field	Bits	Type	Description
ECT13O	7	rw	<ul> <li>Enable Compare Timer T13 Output</li> <li>The alternate output function COUT63 is disabled.</li> <li>The alternate output function COUT63 is enabled for the PWM signal generated by T13.</li> </ul>
0	6	r	Reserved Returns 0 if read; should be written with 0.



Reset Value: 00<sub>H</sub>

Register TRPCTR controls the trap functionality. It contains independent enable bits for each output signal and control bits to select the behavior in case of a trap condition. The trap condition is a low level on the CTRAP input pin, which is monitored (inverted level) by bit TRPF (in register IS). While TRPF = 1 (trap input active), the trap state bit TRPS (in register IS) is set to 1.

# TRPCTRL Trap Control Register Low

7	6	5	4	3	2	1	0
	1	0	1	1	TRP M2	TRP M1	TRP M0
		r			rw	rw	rw

Field	Bits	Туре	Description
TRPM0, TRPM1	[1:0]	rw	Trap Mode Control Bits 0, 1  These two bits define the behavior of the selected outputs when leaving the trap state after the trap condition has become inactive again.  A synchronization to the timer driving the PWM pattern avoids unintended short pulses when leaving the trap state. The combination (TRPM0 and TRPM1) leads to:  00 The trap state is left (return to normal operation according to TRPM2) when a zeromatch of T12 (while counting up) is detected (synchronization to T12).  01 The trap state is left (return to normal operation according to TRPM2) when a zeromatch of T13 is detected (synchronization to T13).  10 Reserved  11 The trap state is left (return to normal operation according to TRPM2) immediately without any synchronization to T12 or T13.



Field	Bits	Туре	Description
TRPM2	2	rw	Trap Mode Control Bit 2  The trap state can be left (return to normal operation = bit TRPS = 0) as soon as the input CTRAP becomes inactive. Bit TRPF is automatically cleared by hardware if the input pin CTRAP becomes 1. Bit TRPS is automatically cleared by hardware if bit TRPF is 0 and if the synchronization condition (according to TRPM0 and TRPM1) is detected.  The trap state can be left (return to normal operation = bit TRPS = 0) as soon as bit TRPF is reset by software after the input CTRAP becomes inactive (TRPF is not cleared by hardware). Bit TRPS is automatically cleared by hardware if bit TRPF = 0 and if the synchronization condition (according to TRPM0 and TRPM1) is detected.
0	[7:3]	r	Reserved Returns 0 if read; should be written with 0.

# **TRPCTRH**

**Trap Control Register High** Reset Value: 00<sub>H</sub> 7 6 3 2 0 TRP EN 13 TRP PEN **TRPEN** rw rw rw



Field	Bits	Туре	Description		
TRPEN	[5:0]	rw	<ul> <li>Trap Enable Control</li> <li>Setting these bits enables the trap functionality for the following corresponding output signals:</li> <li>Bit 0 Trap functionality of CC60</li> <li>Bit 1 Trap functionality of COUT60</li> <li>Bit 2 Trap functionality of CC61</li> <li>Bit 3 Trap functionality of COUT61</li> <li>Bit 4 Trap functionality of CC62</li> <li>Bit 5 Trap functionality of COUT62</li> <li>The enable feature of the trap functionality is defined as follows:</li> <li>0 The trap functionality of the corresponding output signal is disabled. The output state is independent of bit TRPS.</li> <li>1 The trap functionality of the corresponding output signal is enabled. The output is set to the passive state while TRPS = 1.</li> <li>Trap Enable Control for Timer T13</li> </ul>		
TRPEN13	6	rw	Trap Enable Control for Timer T13  The trap functionality for T13 is disabled. Timer T13 (if selected and enabled) provides PWM functionality even while TRPS = 1.  The trap functionality for T13 is enabled. The timer T13 PWM output signal is set to the passive state while TRPS = 1.		
TRPPEN	7	rw	Trap Pin Enable  1		



Reset Value: 00<sub>H</sub>

Register PSLR defines the passive state level driven by the output pins of the module. The passive state level is the value that is driven by the port pin during the passive state of the output. During the active state, the corresponding output pin drives the active state level, which is the inverted passive state level. The passive state level permits the adaptation of the driven output levels to the driver polarity (inverted or not inverted) of the connected power stage.

PSLR Passive State Level Register

7	6	5	4	3	2	1	0
PSL 63	0	ı		P	'SL	1	
		l i		1		1	
rwh	r			r	wh		

Field	Bits	Type	Description
PSL <sup>1)</sup>	[5:0]	rwh	Compare Outputs Passive State Level The bits of this bit field define the passive level driven by the module outputs during the passive state. The bit positions are: Bit 0 Passive level for output CC60 Bit 1 Passive level for output COUT60 Bit 2 Passive level for output CC61 Bit 3 Passive level for output COUT61 Bit 4 Passive level for output CC62 Bit 5 Passive level for output COUT62 The value of each bit position is defined as: 0 The passive level is 0. 1 The passive level is 1.
PSL63 <sup>2)</sup>	7	rwh	Passive State Level of Output COUT63  This bit field defines the passive level of the output pin COUT63.  The passive level is 0.  The passive level is 1.
0	6	r	Reserved Returns 0 if read; should be written with 0.

Bit field PSL has a shadow register to allow for updates without undesired pulses on the output lines. The bits are updated with the T12 shadow transfer. A read action targets the actually used values, while a write action targets the shadow bits.




<sup>2)</sup> Bit PSL63 has a shadow register to allow for updates without undesired pulses on the output line. The bit is updated with the T13 shadow transfer. A read action targets the actually used values, while a write action targets the shadow bits.



#### 12.3.5.2 Multi-Channel Control

Register MCMOUTS contains bits that control the output states for multi-channel mode. Furthermore, the appropriate signals for the block commutation by Hall sensors can be selected. This register is a shadow register (that can be written) for register MCMOUT, which indicates the currently active signals.

#### **MCMOUTSL**



Field	Bits	Туре	Description				
MCMPS	[5:0]	rw	Multi-Channel PWM Pattern Shadow Bit field MCMPS is the shadow bit field for bit field MCMP. The multi-channel shadow transfer is triggered according to the transfer conditions defined by register MCMCTR.				
STRMCM	7	W	Shadow Transfer Request for MCMPS Setting this bit during a write action leads to an immediate update of bit field MCMP by the value written to bit field MCMPS. This functionality permits an update triggered by software. When read, this bit always delivers 0.  O Bit field MCMP is updated according to the defined hardware action. The write access to bit field MCMPS does not modify bit field MCMP.  Bit field MCMP is updated by the value written to bit field MCMPS.				
0	6	r	Reserved Returns 0 if read; should be written with 0.				



### **MCMOUTSH**

Multi-Channel Mode Output Shadow Register High	Reset Value: 00 <sub>H</sub>
--	------------------------------

_	7	6	5	4	3	2	1	0
	STR HP	0		CURHS	ı		EXPHS	
_	W	r		rw			rw	


Field	Bits	Туре	Description					
EXPHS	[2:0]	rw	Expected Hall Pattern Shadow  Bit field EXPHS is the shadow bit field for bit field  EXPH. The bit field is transferred to bit field EXPH if an edge on the hall input pins CCPOSx (x = 0 - 2) is detected.					
CURHS	[5:3]	rw	Current Hall Pattern Shadow  Bit field CURHS is the shadow bit field for bit field  CURH. The bit field is transferred to bit field CURH if an edge on the hall input pins CCPOSx (x = 0 - 2) is detected.					
STRHP	7	w	Shadow Transfer Request for the Hall Pattern Setting these bits during a write action leads to an immediate update of bit fields CURH and EXPH by the value written to bit fields CURHS and EXPHS. This functionality permits an update triggered by software. When read, this bit always delivers 0.  The bit fields CURH and EXPH are updated according to the defined hardware action. The write access to bit fields CURHS and EXPHS does not modify the bit fields CURH and EXPH.  The bit fields CURH and EXPH are updated by the value written to the bit fields CURHS and EXPHS.					
0	6	r	Reserved Returns 0 if read; should be written with 0.					



Register MCMOUT specifies the multi-channel control bits that are currently used.

### **MCMOUTL**





Field	Bits	Type	Description
MCMP <sup>1)</sup>	[5:0]	rh	Multi-Channel PWM Pattern  Bit field MCMP is written by a shadow transfer from bit field MCMPS. It contains the output pattern for the multi-channel mode. If this mode is enabled by bit MCMEN in register MODCTR, the output state of the following output signal can be modified:  Bit 0 Multi-channel state for output CC60  Bit 1 Multi-channel state for output COUT60  Bit 2 Multi-channel state for output CC61  Bit 3 Multi-channel state for output COUT61  Bit 4 Multi-channel state for output CC0UT61  Bit 5 Multi-channel state for output COUT62  The multi-channel patterns can set the related output to the passive state.  0 The output is set to the passive state. The PWM generated by T12 or T13 is not taken into account.  1 The output can deliver the PWM generated by T12 or T13 (according to register MODCTR).




Field	Bits	Type	Description
R	6	rh	Reminder Flag This reminder flag indicates that the shadow transfer from bit field MCMPS to MCMP has been requested by the selected trigger source. This bit is cleared when the shadow transfer takes place and while MCMEN = 0.  O No shadow transfer from MCMPS to MCMP is requested  A shadow transfer from MCMPS to MCMP has been requested by the selected trigger source, but has not been executed, because the selected synchronization condition has not occurred.
0	7	r	Reserved Returns 0 if read; should be written with 0.

<sup>1)</sup> While IDLE = 1, bit field MCMP is cleared.



Reset Value: 00<sub>H</sub>

# MCMOUTH Multi-Channel Mode Output Register High



Field	Bits	Туре	Description
EXPH <sup>1)</sup>	[2:0]	rh	Expected Hall Pattern  Bit field EXPH is written by a shadow transfer from bit field EXPHS. The contents are compared after every detected edge at the hall input pins in order to detect the occurrence of the next desired (expected) hall pattern or a wrong pattern.  If the current hall pattern at the hall input pins is equal to the bit field EXPH, bit CHE (correct hall event) is set and an interrupt request is generated (if enabled by bit ENCHE).  If the current hall pattern at the hall input pins is not equal to the bit fields CURH or EXPH, bit WHE (wrong hall event) is set and an interrupt request is generated (if enabled by bit ENWHE).
CURH	[5:3]	rh	Current Hall Pattern  Bit field CURH is written by a shadow transfer from bit field CURHS. The contents are compared after every detected edge at the hall input pins in order to detect the occurrence of the next desired (expected) hall pattern or a wrong pattern.  If the current Hall input pattern is equal to bit field CURH, the detected edge at the hall input pins was an invalid transition (e.g., a spike).
0	[7:6]	r	Reserved Returns 0 if read; should be written with 0.

<sup>1)</sup> The bits in the bit fields EXPH and CURH correspond to the hall patterns at the input pins CCPOSx (x = 0 - 2) in the following order (EXPH.2, EXPH.1, EXPH.0), (CURH.2, CURH.1, CURH.0), (CCPOS2, CCPOS1, CCPOS0).



Reset Value: 00<sub>H</sub>

Register MCMCTR contains control bits for the multi-channel functionality.

### **MCMCTR**

# **Multi-Channel Mode Control Register**

7	6	5	4	3	2	1	0
C	0 SWSYN		0		SWSEL		
r rw		r		rw			

Field	Bits	Type	Description
SWSEL	[2:0]	rw	Switching Selection Bit field SWSEL selects one of the following trigger request sources (next multi-channel event) for the shadow transfer from MCMPS to MCMP. The trigger request is stored in the reminder flag R until the shadow transfer is done and flag R is cleared
			automatically with the shadow transfer. The shadow transfer takes place synchronously with an event selected in bit field SWSYN.  OOO No trigger request will be generated OO1 Correct hall pattern on CCPOSx detected O10 T13 period-match detected (while counting up) O11 T12 one-match (while counting down) 100 T12 channel 1 compare-match detected (phase delay function)
			101 T12 period match detected (while counting up); else reserved, no trigger request will be generated




Field	Bits	Туре	Description	
SWSYN	[5:4]	rw	Switching Synchronization Bit field SWSYN triggers the shadow transfer between MCMPS and MCMP if it has been requested before (flag R set by an event selected by SWSEL). This feature permits the synchronization of the outputs to the PWM source that is used for modulation (T12 or T13).  O Direct; the trigger event directly causes the shadow transfer  T13 zero-match triggers the shadow transfer  A T12 zero-match (while counting up) triggers the shadow transfer  Reserved; no action	
0	3, [7:6]	r	the PWM source that is used for modulation (T12 or T13).  Direct; the trigger event directly causes the shadow transfer  T13 zero-match triggers the shadow transfer  A T12 zero-match (while counting up) triggers the shadow transfer	

Note: The generation of the shadow transfer request by hardware is only enabled if bit MCMEN = 1.



Register T12MSEL contains control bits that select the capture/compare functionality of the three channels of timer T12.

# T12MSELL T12 Capture/Compare Mode Select Register Low



Field	Bits	Туре	Description
MSEL60,	[3:0],	rw	Capture/Compare Mode Selection
MSEL61	[7:4]		These bit fields select the operating mode of the three timer T12 capture/compare channels. Each channel (n = 0 - 2) can be programmed individually either for compare or capture operation according to:  0000 Compare outputs disabled, pins CC6n and COUT6n can be used for I/O pins. No capture action.  0001 Compare output on pin CC6n, pin COUT6n can be used for I/O pins. No capture action.
			<ul> <li>0010 Compare output on pin COUT6n, pin CC6n can be used for I/O pins. No capture action.</li> <li>0011 Compare output on pins COUT6n and CC6n. No capture action.</li> <li>01XX Double-register capture modes, see Table 12-5.</li> <li>1000 Hall sensor mode, see Table 12-6.</li> </ul>
			In order to enable the hall edge detection, MSEL6x (x = 0 - 2) must be programmed to hall sensor mode.  1001 Hysteresis-like mode, see Table 12-6 101X Multi-input capture modes, see Table 12-7 11XX Multi-input capture modes, see Table 12-7



Reset Value: 00<sub>H</sub>

# T12MSELH T12 Capture/Compare Mode Select Register High

7	6	5	4	3	2	1	0
D BYP	HSYNC			MSEL62			
rw		rw			r	W	1

Field	Bits	Type	Description
MSEL62	[3:0]	rw	Capture/Compare Mode Selection These bit fields select the operating mode of the three timer T12 capture/compare channels. Each channel (n = 0 - 2) can be programmed individually either for compare or capture operation according to: 0000 Compare outputs disabled, pins CC6n and COUT6n can be used for I/O pins. No capture action.  0001 Compare output on pin CC6n, pin COUT6n can be used for I/O pins. No capture action.  0010 Compare output on pin COUT6n, pin CC6n can be used for I/O pins. No capture action.  0011 Compare output on pins COUT6n and CC6n.  01XX Double-register capture modes, see Table 12-6.  In order to enable the hall edge detection, all three MSEL6x must be programmed to hall sensor mode.  1001 Hysteresis-like mode, see Table 12-6.  101X Multi-input capture modes, see Table 12-7.  11XX Multi-input capture modes, see Table 12-7.



Field	Bits	Туре	Description
HSYNC	[6:4]	rw	Hall Synchronization  Bit field HSYNC defines the source for the sampling of the Hall input pattern and the comparison to the current and the expected Hall pattern bit fields. In all modes, a trigger by software by writing a 1 to bit SWHC is possible.  000 Any edge at one of the inputs CCPOSx (x = 0 - 2) triggers the sampling.  001 A T13 compare-match triggers the sampling.  010 A T13 period-match triggers the sampling.  011 The Hall sampling triggered by hardware sources is switched off.  100 A T12 period-match (while counting up) triggers the sampling.  101 A T12 one-match (while counting down) triggers the sampling.  110 A T12 compare-match of channel 0 (while counting up) triggers the sampling.  111 A T12 compare-match of channel 0 (while counting down) triggers the sampling.
DBYP	7	rw	Delay Bypass  Bit DBYP determines if the source signal for the sampling of the Hall input pattern (selected by HSYNC) uses the dead-time counter DTC0 of timer T12 as additional delay or if the delay is bypassed.  O The delay bypass is not active. The dead-time counter DTC0 generates a delay after the source signal becomes active.  1 The delay bypass is active. The dead-time counter DTC0 is not used by the sampling of the Hall pattern.

Note: In the capture modes, all edges at the CC6x inputs lead to the setting of the corresponding interrupt status flags in register IS. In order to monitor the selected capture events at the CCPOSx inputs in the multi-input capture modes, the CC6xST bits of the corresponding channel are set when detecting the selected event. The interrupt status bits and the CC6xST bits must be reset by software.



#### Table 12-5 Double-Register Capture Modes

#### **Description**

#### **Double-Register Capture Modes**

- 0100 The contents of T12 are stored in CC6nR after a rising edge and in CC6nSR after a falling edge on the input pin CC6n.
- 0101 The value stored in CC6nSR is copied to CC6nR after a rising edge on the input pin CC6n. The actual timer value of T12 is simultaneously stored in the shadow register CC6nSR. This feature is useful for time measurements between consecutive rising edges on pins CC6n. COUT6n is I/O pin.
- 0110 The value stored in CC6nSR is copied to CC6nR after a falling edge on the input pin CC6n. The actual timer value of T12 is simultaneously stored in the shadow register CC6nSR. This feature is useful for time measurements between consecutive falling edges on pins CC6n. COUT6n is I/O pin.
- 0111 The value stored in CC6nSR is copied to CC6nR after any edge on the input pin CC6n. The actual timer value of T12 is simultaneously stored in the shadow register CC6nSR. This feature is useful for time measurements between consecutive edges on pins CC6n. COUT6n is I/O pin.

#### Table 12-6 Combined T12 Modes

#### **Description**

#### **Combined T12 Modes**

1000 Hall sensor mode:

Capture mode for channel 0, compare mode for channels 1 and 2. The contents of T12 are captured into CC60 at a valid hall event (which is a reference to the actual speed). CC61 can be used for a phase delay function between hall event and output switching. CC62 can act as a time-out trigger if the expected hall event is too late. The value  $1000_B$  must be programmed to MSEL0, MSEL1 and MSEL2 if the hall signals are used. In this mode, the contents of timer T12 are captured in CC60 and T12 is reset after the detection of a valid hall event. In order to avoid noise effects, the dead-time counter channel 0 is started after an edge has been detected at the hall inputs. On reaching the value of  $000001_B$ , the hall inputs are sampled and the pattern comparison is done.

1001 Hysteresis-like control mode with dead-time generation:

The negative edge of the CCPOSx input signal is used to reset bit CC6nST. As a result, the output signals can be switched to passive state immediately and switched back to active state (with dead-time) if the CCPOSx is high and the bit CC6nST is set by a compare event.



#### Table 12-7 Multi-Input Capture Modes

### **Description**

#### **Multi-Input Capture Modes**

- 1010 The timer value of T12 is stored in CC6nR after a rising edge at the input pin CC6n. The timer value of T12 is stored in CC6nSR after a falling edge at the input pin CCPOSx.
- 1011 The timer value of T12 is stored in CC6nR after a falling edge at the input pin CC6n. The timer value of T12 is stored in CC6nSR after a rising edge at the input pin CCPOSx.
- 1100 The timer value of T12 is stored in CC6nR after a rising edge at the input pin CC6n. The timer value of T12 is stored in CC6nSR after a rising edge at the input pin CCPOSx.
- 1101 The timer value of T12 is stored in CC6nR after a falling edge at the input pin CC6n. The timer value of T12 is stored in CC6nSR after a falling edge at the input pin CCPOSx.
- 1110 The timer value of T12 is stored in CC6nR after any edge at the input pin CC6n. The timer value of T12 is stored in CC6nSR after any edge at the input pin CCPOSx.
- 1111 Reserved (no capture or compare action)



# 12.3.6 Interrupt Control Registers

ISL Capture/Compare Interrupt Status Register Low

Rese	et Va	lue:	00 <sub>H</sub>

_	7	6	5	4	3	2	1	0
	T12 PM	T12 OM	ICC 62F	ICC 62R	ICC 61F	ICC 61R	ICC 60F	ICC 60R
_	rh	rh	rh	rh	rh	rh	rh	rh

Field	Bits	Туре	Description
ICC60R, ICC61R, ICC62R	0, 2, 4	rh	Capture, Compare-Match Rising Edge Flag In compare mode, a compare-match has been detected while T12 was counting up. In capture mode, a rising edge has been detected at the input CC6x (x = 0 - 2).  The event has not occurred since this bit was reset.  The event described above has been detected.
ICC60F, ICC61F, ICC62F	1, 3, 5	rh	Capture, Compare-Match Falling Edge Flag In compare mode, a compare-match has been detected while T12 was counting down. In capture mode, a falling edge has been detected at the input CC6x (x = 0 - 2).  The event has not occurred since this bit was reset.  The event described above has been detected.
T12OM	6	rh	Timer T12 One-Match Flag  O A timer T12 one-match (while counting down) has not been detected since this bit was reset.  A timer T12 one-match (while counting down) has been detected.
T12PM	7	rh	Timer T12 Period-Match Flag  O A timer T12 period-match (while counting up) has not been detected since this bit was reset.  A timer T12 period-match (while counting up) has been detected.



ISH		
Capture/Com	pare Interrupt Status Registe	r High

T13	T13
1	0
	= =

Reset Value: 00<sub>H</sub>

7	6	5	4	3	2	1	Ü	
STR	IDLE	WHE	CHE	TRP S	TRP F	T13 PM	T13 CM	
rh	rh	rh	rh	rh	rh	rh	rh	

Field	Bits	Туре	Description
T13CM	0	rh	Timer T13 Compare-Match Flag  O A timer T13 compare-match has not been detected since this bit was reset.  A timer T13 compare-match has been detected.
T13PM	1	rh	Timer T13 Period-Match Flag  O A timer T13 period-match has not been detected since this bit was reset.  1 A timer T13 period-match has been detected.
TRPF	2	rh	Trap Flag The trap flag TRPF will be set by hardware if TRPPEN = 1 and CTRAP = 0 or by software. If TRPM2 = 0, bit TRPF is reset by hardware if the input CTRAP becomes inactive (TRPPEN = 1). If TRPM2 = 1, bit TRPF must be reset by software in order to leave the trap state.  0 The trap condition has not been detected.  1 The trap condition has been detected (input CTRAP has been 0 or by software).
TRPS <sup>1)</sup>	3	rh	Trap State  O The trap state is not active.  The trap state is active. Bit TRPS is set while bit TRPF = 1. It is reset according to the mode selected in register TRPCTR.
CHE <sup>2)</sup>	4	rh	Correct Hall Event  O A transition to a correct (expected) hall event has not been detected since this bit was reset.  A transition to a correct (expected) hall event has been detected.



Field	Bits	Туре	Description		
WHE <sup>3)</sup>	5	rh	<ul> <li>Wrong Hall Event</li> <li>A transition to a wrong hall event (not the expected one) has not been detected since this bit was reset.</li> <li>A transition to a wrong hall event (not the expected one) has been detected.</li> </ul>		
IDLE <sup>4)</sup>	6	rh	IDLE State This bit is set together with bit WHE (wrong hall event) and it must be reset by software.  O No action  Bit field MCMP is cleared, the selected outputs are set to passive state.		
STR	7	rh	Multi-Channel Mode Shadow Transfer Request This bit is set when a shadow transfer from MCMOUTS to MCMOUT takes places in multi-channel mode.  0 The shadow transfer has not taken place. 1 The shadow transfer has taken place.		

<sup>1)</sup> During the trap state, the selected outputs are set to the passive state. The logic level driven during the passive state is defined by the corresponding bit in register PSLR. Bit TRPS = 1 and TRPF = 0 can occur if the trap condition is no longer active but the selected synchronization has not yet taken place.

Note: Not all bits in register IS can generate an interrupt. Other status bits have been added, which have a similar structure for their set and reset actions.

Note: The interrupt generation is independent of the value of the bits in register IS, e.g., the interrupt will be generated (if enabled) if the corresponding bit is already set. The trigger for an interrupt generation is the detection of a set condition (by hardware or software) for the corresponding bit in register IS.

Note: In compare mode (and hall mode), the timer-related interrupts are only generated while the timer is running (TxR = 1). In capture mode, the capture interrupts are also generated when the timer T12 is stopped.

On every valid hall edge, the contents of EXPH are compared with the pattern on pin CCPOSx and if both are equal, bit CHE is set.

On every valid hall edge, the contents of EXPH are compared with the pattern on pin CCPOSx. If both comparisons (CURH and EXPH with CCPOSx) are not true, bit WHE (wrong hall event) is set.

<sup>4)</sup> Bit field MCMP is held to 0 by hardware as long as IDLE = 1.



ISSL		
Capture/Compare	<b>Interrupt Status</b>	<b>Set Register Low</b>

Reset \	/alue:	00 <sub>H</sub>
---------	--------	-----------------

7	6	5	4	3	2	1	0
S T12 PM	S T12 OM	S CC 62F	S CC 62R	S CC 61F	S CC 61R	S CC 60F	S CC 60R
W	W	W	W	W	W	W	W

Field	Bits	Туре	Description		
SCC60R	0	w	Set Capture, Compare-Match Rising Edge Flag  0 No action  1 Bit ICC60R in register IS will be set.		
SCC60F	1	w	Set Capture, Compare-Match Falling Edge Flag  0 No action  1 Bit ICC60F in register IS will be set.		
SCC61R	2	w	Set Capture, Compare-Match Rising Edge Flag  0 No action  1 Bit ICC61R in register IS will be set.		
SCC61F	3	w	Set Capture, Compare-Match Falling Edge Flag  0 No action  1 Bit ICC61F in register IS will be set.		
SCC62R	4	w	Set Capture, Compare-Match Rising Edge Flag  0 No action  1 Bit ICC62R in register IS will be set.		
SCC62F	5	w	Set Capture, Compare-Match Falling Edge Flag  0 No action  1 Bit ICC62F in register IS will be set.		
ST12OM	6	w	Set Timer T12 One-Match Flag  0 No action  1 Bit T12OM in register IS will be set.		
ST12PM	7	w	Set Timer T12 Period-Match Flag  0 No action  1 Bit T12PM in register IS will be set.		

Note: If the setting by hardware of the corresponding flags leads to an interrupt, the setting by software has the same effect.



I	S	S	ŀ	1

Capture/Compare Interrupt Status Set Register High	Reset Value: 00 <sub>H</sub>
--	------------------------------

7	6	5	4	3	2	1	0
S STR	S IDLE	S WHE	S CHE	S WHC	S TRPF	S T13 PM	S T13 CM
W	W	W	W	W	W	W	W

Field	Bits	Туре	Description
ST13CM	0	w	Set Timer T13 Compare-Match Flag  0 No action  1 Bit T13CM in register IS will be set.
ST13PM	1	W	Set Timer T13 Period-Match Flag  0 No action  1 Bit T13PM in register IS will be set.
STRPF	2	W	Set Trap Flag  0 No action  1 Bits TRPF and TRPS in register IS will be set.
SWHC	3	W	Software Hall Compare  0 No action  1 The Hall compare action is triggered.
SCHE	4	W	Set Correct Hall Event Flag  0 No action  1 Bit CHE in register IS will be set.
SWHE	5	W	Set Wrong Hall Event Flag  0 No action  1 Bit WHE in register IS will be set.
SIDLE	6	W	Set IDLE Flag  0 No action  1 Bit IDLE in register IS will be set.
SSTR	7	W	Set STR Flag  0 No action  1 Bit STR in register IS will be set.



Register ISR contains the individual interrupt request reset bits to reset the corresponding flags by software.

ISRL
Capture/Compare Interrupt Status Reset Register Low

Capture/C	ompare In	Reset	Value: 00 <sub>H</sub>				
7	6	5	4	3	2	1	0
R T12 PM	R T12 OM	R CC 62F	R CC 62R	R CC 61F	R CC 61R	R CC 60F	R CC 60R
\/\	W	W	W	W	W	W	\//

Field	Bits	Туре	Description
RCC60R	0	w	Reset Capture, Compare-Match Rising Edge Flag  0 No action  1 Bit ICC60R in register IS will be reset.
RCC60F	1	w	Reset Capture, Compare-Match Falling Edge Flag  0 No action  1 Bit ICC60F in register IS will be reset.
RCC61R	2	w	Reset Capture, Compare-Match Rising Edge Flag  0 No action  1 Bit ICC61R in register IS will be reset.
RCC61F	3	w	Reset Capture, Compare-Match Falling Edge Flag  0 No action  1 Bit ICC61F in register IS will be reset.
RCC62R	4	w	Reset Capture, Compare-Match Rising Edge Flag  0 No action  1 Bit ICC62R in register IS will be reset.
RCC62F	5	w	Reset Capture, Compare-Match Falling Edge Flag  0 No action  1 Bit ICC62F in register IS will be reset.
RT12OM	6	w	Reset Timer T12 One-Match Flag  0 No action  1 Bit T12OM in register IS will be reset.
RT12PM	7	w	Reset Timer T12 Period-Match Flag  0 No action  1 Bit T12PM in register IS will be reset.



IS	R	Н
$\cdot$		

Capture/Compare Interrupt Status Reset Register	Hiah Reset	t Value: 00 <sub>H</sub>
captain de compais interrupt ctatae recott regioter		· va.ao. oo <sub>H</sub>

	7	6	5	4	3	2	1	0
	R STR	R IDLE	R WHE	R CHE	0	R TRPF	R T13 PM	R T13 CM
_	W	W	W	W	r	W	W	W

Field	Bits	Туре	Description
RT13CM	0	w	Reset Timer T13 Compare-Match Flag  0 No action  1 Bit T13CM in register IS will be reset.
RT13PM	1	w	Reset Timer T13 Period-Match Flag  0 No action  1 Bit T13PM in register IS will be reset.
RTRPF	2	w	Reset Trap Flag  0 No action  1 Bit TRPF in register IS will be reset (not taken into account while input CTRAP = 0 and TRPPEN = 1).
RCHE	4	w	Reset Correct Hall Event Flag  0 No action  1 Bit CHE in register IS will be reset.
RWHE	5	w	Reset Wrong Hall Event Flag  0 No action  1 Bit WHE in register IS will be reset.
RIDLE	6	w	Reset IDLE Flag  0 No action  1 Bit IDLE in register IS will be reset.
RSTR	7	w	Reset STR Flag  0 No action  1 Bit STR in register IS will be reset.
0	3	r	Reserved Returns 0 if read; should be written with 0.



IENL	
Capture/Compare Interrupt Enable Register Low	,

Reset V	alue: (	00 <sub>H</sub>
---------	---------	-----------------

7	6	5	4	3	2	1	0
EN T12 PM	EN T12 OM	EN CC 62F	EN CC 62R	EN CC 61F	EN CC 61R	EN CC 60F	EN CC 60R
rw							

Field	Bits	Туре	Description
ENCC60R	0	rw	Capture, Compare-Match Rising Edge Interrupt Enable for Channel 0  O No interrupt will be generated if the set condition for bit ICC60R in register IS occurs.  An interrupt will be generated if the set condition for bit ICC60R in register IS occurs. The interrupt line that will be activated is selected by bit field INPCC60.
ENCC60F	1	rw	Capture, Compare-Match Falling Edge Interrupt Enable for Channel 0  No interrupt will be generated if the set condition for bit ICC60F in register IS occurs.  An interrupt will be generated if the set condition for bit ICC60F in register IS occurs. The interrupt line that will be activated is selected by bit field INPCC60.
ENCC61R	2	rw	Capture, Compare-Match Rising Edge Interrupt Enable for Channel 1  O No interrupt will be generated if the set condition for bit ICC61R in register IS occurs.  An interrupt will be generated if the set condition for bit ICC61R in register IS occurs. The interrupt line that will be activated is selected by bit field INPCC61.
ENCC61F	3	rw	Capture, Compare-Match Falling Edge Interrupt Enable for Channel 1  O No interrupt will be generated if the set condition for bit ICC61F in register IS occurs.  An interrupt will be generated if the set condition for bit ICC61F in register IS occurs. The interrupt line that will be activated is selected by bit field INPCC61.



Reset Value: 00<sub>H</sub>

Field	Bits	Туре	Description
ENCC62R	4	rw	Capture, Compare-Match Rising Edge Interrupt Enable for Channel 2  O No interrupt will be generated if the set condition for bit ICC62R in register IS occurs.  An interrupt will be generated if the set condition for bit ICC62R in register IS occurs. The interrupt line that will be activated is selected by bit field INPCC62.
ENCC62F	5	rw	Capture, Compare-Match Falling Edge Interrupt Enable for Channel 2  O No interrupt will be generated if the set condition for bit ICC62F in register IS occurs.  An interrupt will be generated if the set condition for bit ICC62F in register IS occurs. The interrupt line that will be activated is selected by bit field INPCC62.
ENT12OM	6	rw	<ul> <li>Enable Interrupt for T12 One-Match</li> <li>No interrupt will be generated if the set condition for bit T12OM in register IS occurs.</li> <li>An interrupt will be generated if the set condition for bit T12OM in register IS occurs. The interrupt line that will be activated is selected by bit field INPT12.</li> </ul>
ENT12PM	7	rw	<ul> <li>Enable Interrupt for T12 Period-Match</li> <li>No interrupt will be generated if the set condition for bit T12PM in register IS occurs.</li> <li>An interrupt will be generated if the set condition for bit T12PM in register IS occurs. The interrupt line that will be activated is selected by bit field INPT12.</li> </ul>

# IENH Capture/Compare Interrupt Enable Register High

7	6	5	4	3	2	1	0
EN STR	EN IDLE	EN WHE	EN CHE	0	EN TRPF	EN T13 PM	EN T13 CM
rw	rw	rw	rw	r	rw	rw	rw



Field	Bits	Туре	Description
ENT13CM	0	rw	<ul> <li>Enable Interrupt for T13 Compare-Match</li> <li>No interrupt will be generated if the set condition for bit T13CM in register IS occurs.</li> <li>An interrupt will be generated if the set condition for bit T13CM in register IS occurs. The interrupt line that will be activated is selected by bit field INPT13.</li> </ul>
ENT13PM	1	rw	<ul> <li>Enable Interrupt for T13 Period-Match</li> <li>No interrupt will be generated if the set condition for bit T13PM in register IS occurs.</li> <li>An interrupt will be generated if the set condition for bit T13PM in register IS occurs. The interrupt line that will be activated is selected by bit field INPT13.</li> </ul>
ENTRPF	2	rw	<ul> <li>Enable Interrupt for Trap Flag</li> <li>No interrupt will be generated if the set condition for bit TRPF in register IS occurs.</li> <li>An interrupt will be generated if the set condition for bit TRPF in register IS occurs. The interrupt line that will be activated is selected by bit field INPERR.</li> </ul>
ENCHE	4	rw	<ul> <li>Enable Interrupt for Correct Hall Event</li> <li>No interrupt will be generated if the set condition for bit CHE in register IS occurs.</li> <li>An interrupt will be generated if the set condition for bit CHE in register IS occurs. The interrupt line that will be activated is selected by bit field INPCHE.</li> </ul>
ENWHE	5	rw	<ul> <li>Enable Interrupt for Wrong Hall Event</li> <li>No interrupt will be generated if the set condition for bit WHE in register IS occurs.</li> <li>An interrupt will be generated if the set condition for bit WHE in register IS occurs. The interrupt line that will be activated is selected by bit field INPERR.</li> </ul>



Field	Bits	Туре	Description
ENIDLE	6	rw	Enable Idle This bit enables the automatic entering of the idle state (bit IDLE will be set) after a wrong hall event has been detected (bit WHE is set). During the idle state, the bit field MCMP is automatically cleared.  O The bit IDLE is not automatically set when a wrong hall event is detected.  The bit IDLE is automatically set when a wrong hall event is detected.
ENSTR	7	rw	<ul> <li>Enable Multi-Channel Mode Shadow Transfer Interrupt</li> <li>No interrupt will be generated if the set condition for bit STR in register IS occurs.</li> <li>An interrupt will be generated if the set condition for bit STR in register IS occurs. The interrupt line that will be activated is selected by bit field INPCHE.</li> </ul>
0	3	r	Reserved Returns 0 if read; should be written with 0.



# INPL Capture/Compare Interrupt Node Pointer Register Low

Reset	Value:	40 <sub>H</sub>
-------	--------	-----------------

7	6	5	4	3	2	1	0
IN CH	INP INP CC62		P 62	INP CC61		INP CC60	
n	rw rw		rw		rw		

Field	Bits	Туре	Description			
INPCC60	[1:0]	rw	Interrupt Node Pointer for Channel 0 Interrupts This bit field defines the interrupt output line, which activated due to a set condition for bit ICC60R (if enabled by bit ENCC60R) or for bit ICC60F (if enable by bit ENCC60F).  On Interrupt output line SR0 is selected. Interrupt output line SR1 is selected. Interrupt output line SR2 is selected. Interrupt output line SR3 is selected.			
INPCC61	[3:2]	rw	Interrupt Node Pointer for Channel 1 Interrupts This bit field defines the interrupt output line, which is activated due to a set condition for bit ICC61R (if enabled by bit ENCC61R) or for bit ICC61F (if enabled by bit ENCC61F).  On Interrupt output line SR0 is selected. Interrupt output line SR1 is selected. Interrupt output line SR2 is selected. Interrupt output line SR3 is selected.			



Reset Value: 39<sub>H</sub>

Field	Bits	Type	Description	
INPCC62	[5:4]	rw	Interrupt Node Pointer for Channel 2 Interrupts This bit field defines the interrupt output line, which is activated due to a set condition for bit ICC62R (if enabled by bit ENCC62R) or for bit ICC62F (if enabled by bit ENCC62F).  On Interrupt output line SR0 is selected. Interrupt output line SR1 is selected. Interrupt output line SR2 is selected. Interrupt output line SR3 is selected.	
INPCHE	[7:6]	rw	Interrupt Node Pointer for the CHE Interrupt This bit field defines the interrupt output line, which is activated due to a set condition for bit CHE (if enabled by bit ENCHE) or for bit STR (if enabled by bit ENSTR).  00 Interrupt output line SR0 is selected. 01 Interrupt output line SR1 is selected. 10 Interrupt output line SR2 is selected. 11 Interrupt output line SR3 is selected.	

# INPH Capture/Compare Interrupt Node Pointer Register High

7	6	5	4	3	2	1	0
0	0 INP T13		INP T12		INP ERR		
r		rw		rw		rw	



# **Capture/Compare Unit 6**

Field	Bits	Туре	Description
INPERR	[1:0]	rw	Interrupt Node Pointer for Error Interrupts This bit field defines the interrupt output line, which is activated due to a set condition for bit TRPF (if enabled by bit ENTRPF) or for bit WHE (if enabled by bit ENWHE).  O Interrupt output line SR0 is selected.  Interrupt output line SR1 is selected.  Interrupt output line SR2 is selected.  Interrupt output line SR3 is selected.
INPT12	[3:2]	rw	Interrupt Node Pointer for Timer T12 Interrupts This bit field defines the interrupt output line, which is activated due to a set condition for bit T12OM (if enabled by bit ENT12OM) or for bit T12PM (if enabled by bit ENT12PM).  O Interrupt output line SR0 is selected.  OI Interrupt output line SR1 is selected.  Interrupt output line SR2 is selected.  Interrupt output line SR3 is selected.
INPT13	[5:4]	rw	Interrupt Node Pointer for Timer T13 Interrupts This bit field defines the interrupt output line, which is activated due to a set condition for bit T13CM (if enabled by bit ENT13CM) or for bit T13PM (if enabled by bit ENT13PM).  O Interrupt output line SR0 is selected.  OI Interrupt output line SR1 is selected.  Interrupt output line SR2 is selected.  Interrupt output line SR3 is selected.
0	[7:6]	r	Reserved Returns 0 if read; should be written with 0.



# 13 Analog-to-Digital Converter

The XC866 includes a high-performance 10-bit Analog-to-Digital Converter (ADC) with eight multiplexed analog input channels. The ADC uses a successive approximation technique to convert the analog voltage levels from up to eight different sources.

#### Features:

- · Successive approximation
- 8-bit or 10-bit resolution (TUE of ± 1 LSB and ± 2 LSB, respectively)
- Eight analog channels
- · Four independent result registers
- Result data protection for slow CPU access (wait-for-read mode)
- Single conversion mode
- Autoscan functionality
- · Limit checking for conversion results
- Data reduction filter (accumulation of up to 2 conversion results)
- · Two independent conversion request sources with programmable priority
- Selectable conversion request trigger
- · Flexible interrupt generation with configurable service nodes
- Programmable sample time
- Programmable clock divider
- Cancel/restart feature for running conversions
- Integrated sample and hold circuitry
- Compensation of offset errors
- Low power modes



#### 13.1 Structure Overview

The ADC module consists of two main parts, i.e., analog and digital, with each containing independent building blocks.

The analog part includes:

- Analog input multiplexer (for selecting the channel to be converted)
- Analog converter stage (e.g., capacitor network and comparator as part of the ADC)
- Digital control part of the analog converter stage (for controlling the analog-to-digital conversion process and generating the conversion result)

The digital part defines and controls the overall functionality of the ADC module, and includes:

- Digital data and conversion request handling (for controlling the conversion trigger mechanisms and handling the conversion results)
- Bus interface to the device-internal data bus (for controlling the interrupts and register accesses)

The block diagram of the ADC module is shown in **Figure 13-1**. The analog input channel x (x = 0 - 7) is available at port pin P2.x/ANx.




Figure 13-1 Overview of ADC Building Blocks



# 13.2 Clocking Scheme

A common module clock  $f_{ADC}$  generates the various clock signals used by the analog and digital parts of the ADC module:

- f<sub>ADCA</sub> is input clock for the analog part.
- f<sub>ADCI</sub> is internal clock for the analog part (defines the time base for conversion length and the sample time). This clock is generated internally in the analog part, based on the input clock f<sub>ADCA</sub> to generate a correct duty cycle for the analog components.
- f<sub>ADCD</sub> is input clock for the digital part. This clock is used for the arbiter (defines the duration of an arbitration round) and other digital control structures (e.g., registers and the interrupt generation).

The internal clock for the analog part  $f_{ADCI}$  is limited to a maximum frequency of 10 MHz. Therefore, the ADC clock prescaler must be programmed to a value that ensures  $f_{ADCI}$  does not exceed 10 MHz. The prescaler ratio is selected by bit field CTC in register GLOBCTR. A prescaling ratio of 32 can be selected when the maximum performance of the ADC is not required.




Figure 13-2 Clocking Scheme



For module clock  $f_{ADC}$  = 26.7 MHz, the analog clock  $f_{ADCI}$  frequency can be selected as shown in **Table 13-1**.

Table 13-1 f<sub>ADCI</sub> Frequency Selection

Module Clock f <sub>ADC</sub>	СТС	Prescaling Ratio	Analog Clock f <sub>ADCI</sub>
26.7 MHz	00 <sub>B</sub>	÷ 2	13.3 MHz (N.A)
	01 <sub>B</sub>	÷ 3	8.9 MHz
	10 <sub>B</sub>	÷ 4	6.7 MHz
	11 <sub>B</sub> (default)	÷ 32	833.3 kHz

As  $f_{ADCI}$  cannot exceed 10 MHz, bit field CTC should not be set to  $00_B$  when  $f_{ADC}$  is 26.7 MHz. During slow-down mode where  $f_{ADC}$  may be reduced to 13.3 MHz, 6.7 MHz etc., CTC can be set to  $00_B$  as long as the divided analog clock  $f_{ADCI}$  does not exceed 10 MHz. However, it is important to note that the conversion error could increase due to loss of charges on the capacitors, if  $f_{ADC}$  becomes too low during slow-down mode.

# 13.2.1 Conversion Timing

The analog-to-digital conversion procedure consists of the following phases:

- Synchronization phase (t<sub>SYN</sub>)
- Sample phase (t<sub>S</sub>)
- · Conversion phase
- Write result phase (t<sub>WR</sub>)




Figure 13-3 Conversion Timing



## Synchronization Phase t<sub>SYN</sub>

One f<sub>ADCI</sub> period is required for synchronization between the conversion start trigger (from the digital part) and the beginning of the sample phase (in the analog part). The BUSY and SAMPLE bits will be set with the conversion start trigger.

### Sample Phase ts

During this period, the analog input voltage is sampled. The internal capacitor array is connected to the selected analog input channel and is loaded with the analog voltage to be converted. The analog voltage is internally fed to a voltage comparator. With the beginning of the sampling phase, the SAMPLE and BUSY flags in register GLOBSTR are set. The duration of this phase is common to all analog input channels and is controlled by bit field STC in register INPCR0:

$$t_{S} = (2 + STC) \times t_{ADCI}$$
 [13.1]

#### **Conversion Phase**

During the conversion phase, the analog voltage is converted into an 8-bit or 10-bit digital value using the successive approximation technique with a binary weighted capacitor network. At the beginning of the conversion phase, the SAMPLE flag is reset (to indicate the sample phase is over), while the BUSY flag continues to be asserted. The BUSY flag is deasserted only at the end of the conversion phase with the corresponding source interrupt (of the source that started the conversion) asserted.

#### Write Result Phase twe

At the end of the conversion phase, the corresponding channel interrupt (of the converted channel) is asserted three  $f_{ADCI}$  periods later, after the limit checking has been performed. The result interrupt is asserted, once the conversion result has been written into the target result register.



# **Total Conversion Time t**CONV

The total conversion time (synchronizing + sampling + charge redistribution)  $t_{\text{CONV}}$  is given by:

$$t_{CONV} = t_{ADC} \times (1 + r \times (3 + n + STC))$$
 [13.2]

where

 $r = CTC + 2 \text{ for } CTC = 00_B, 01_B \text{ or } 10_B,$ 

r = 32 for CTC =  $11_B$ ,

CTC = Conversion Time Control,

STC = Sample Time Control,

n = 8 or 10 (for 8-bit and 10-bit conversion, respectively),

 $t_{ADC} = 1 / f_{ADC}$ 

Example:

 $STC = 00_H$ 

 $CTC = 01_{B}$ ,

 $f_{ADC} = 26.7 \text{ MHz},$ 

n = 10,

$$t_{CONV} = t_{ADC} \times (1 + 3 \times (3 + 10 + 0)) = 1.5 \,\mu s$$



Reset Value: 00<sub>H</sub>

#### 13.3 Low Power Mode

The ADC module may be disabled, either partially or completely, when no conversion is required in order to reduce power consumption:

- The analog part of the ADC module may be disabled by resetting the ANON bit. This
  causes the generation of f<sub>ADCI</sub> to be stopped and results in a reduction in power
  consumption. Conversions are possible only by enabling the analog part (ANON = 1)
  again. The wake-up time is approximately 100 ns.
  - Refer to Section 13.7.1 for register description of disabling the ADC analog part.
- If the ADC functionality is not required at all, it can be completely disabled by gating
  off its clock input (f<sub>ADC</sub>) for maximal power reduction. This is done by setting bit
  ADC\_DIS in register PMCON1 as described below. Refer to Chapter 8.1.4 for details
  on peripheral clock management.

# PMCON1 Power Mode Control Register 1





#### The function of the shaded bit is not described here

Field	Bits	Туре	Description	
ADC_DIS	0	rw	ADC Disable Request. Active high.  O ADC is in normal operation (default)  Request to disable the ADC	
0	[7:4]	r	Reserved Returns 0 if read; should be written with 0.	



# 13.4 Functional Description

The ADC module functionality includes:

- Two different conversion request sources (sequential and parallel) with independent registers. The request sources are used to trigger conversions due to external events (synchronization to PWM signals), sequencing schemes, etc.
- An arbiter that regularly scans the request sources to find the channel with the highest priority for the next conversion. The priority of each source can be programmed individually to obtain the required flexibility to cover the desired range of applications.
- Control registers for each of the eight channels that define the behavior of each analog input (such as the interrupt behavior, a pointer to a result register, a pointer to a channel class, etc.).
- An input class register that delivers general channel control information (sample time) from a centralized location.
- Four result registers (instead of one result register per analog input channel) for storing the conversion results and controlling the data reduction.
- A decimation stage for conversion results, adding the incoming result to the value already stored in the targeted result register. This stage allows fast consecutive conversions without the risk of data loss for slow CPU clock frequency.




Figure 13-4 ADC Block Diagram



# 13.4.1 Request Source Arbiter

The arbiter can operate in two modes that are selectable by bit ARBM:

- Permanent arbitration:
   In this mode, the arbiter will continuously poll the request sources even when there is no pending conversion request.
- Arbitration started by pending conversion request:
   In this mode, the arbiter will start polling the request sources only if there is at least one conversion pending request.

Once started, the arbiter polls the two request sources (source x at slot x, x = 0 - 1) to find the analog channel with the highest priority that must be converted. For each arbitration slot, the arbiter polls the request pending signal (REQPND) and the channel number valid signal (REQCHNRV) of one request source. The sum of all arbitration slots is called an arbitration round. An arbitration slot must be enabled (ASENx = 1) before it can take part in the arbitration.

Each request source has a source priority that can be programmed via bit PRIOx. Starting with request source 0 (arbitration slot 0), the arbiter checks if a request source has a pending request (REQPND = 1) for a conversion. If more than one request source is found with the same programmed priority level and a pending conversion request, the channel specified by the request source that was found first is selected. The REQCHNRV signal is also checked by the arbiter and a conversion can only be started if REQCHNRV = 1 (and REQPND = 1). If both request sources are programmed with the same priority, the channel number specified by request source 0 will be converted first since it is connected to arbitration slot 0.

The period t<sub>ARB</sub> of a complete arbitration round is fixed at:

$$t_{ARB} = 4 * t_{ADCD}$$
 [13.3]

Refer to **Section 13.7.2** for register description of priority and arbitration control.



#### 13.4.2 Conversion Start Modes

At the end of each arbitration round, the arbiter would have found the request source with the highest priority and a pending conversion request. It stores the arbitration result, namely the channel number, the sample time and the targeted result register for further actions.

If the analog part is idle, a conversion can be started immediately. If a conversion is currently running, the arbitration result is compared to the priority of the currently running conversion. If the current conversion has the same or a higher priority, it will continue to completion. Immediately after its completion, the next conversion can begin. As soon as the analog part is idle and the arbiter has output a conversion request, the conversion will start.

In case the new conversion request has a higher priority than the current conversion, two conversion start modes exist (selectable by bit CSMx, x = 0 - 1):

- Wait-for-Start:
  - In this mode, the current conversion is completed normally. The pending conversion request will be treated immediately after the conversion is completed. The conversion start takes place as soon as possible.
- · Cancel-Inject-Repeat:
  - In this mode, the current conversion is aborted immediately if a new request with a higher priority has been found. The new conversion is started as soon as possible after the abort action. The aborted conversion request is restored in the request source that has requested the aborted conversion. As a result, it takes part in the next arbitration round. The priority of an active request source (including pending or active conversion) must not be changed by software. The abort will not be accepted during the last 3 clock cycles of a running conversion.

Refer to Section 13.7.2 for register description relating to conversion start control.

#### 13.4.3 Channel Control

Each channel has its own control information that defines the target result register for the conversion result (see **Section 13.7.4**). The only control information that is common to all channels is the sampling time defined by the input class register (see **Section 13.7.5**).



# 13.4.4 Sequential Request Source

#### 13.4.4.1 Overview

The sequential request source at arbitration slot 0 requests one conversion after another for channel numbers between 0 and 7. The queue stage stores the requested channel number and some additional control information. As a result, the order in which the channels are to be converted is freely programmable without restrictions in the sequence. The additional control information is used to enable the request source interrupt (when the requested channel conversion is completed) and to enable the automatic refill process.

A sequential source consists of a queue stage (Q0R0), a backup stage (QBUR0) and a mode control register (QMR0). The backup stage stores the information about the latest conversion requested after it has been aborted. If the backup register contains an aborted request (V = 1), it is treated before the entry in the queue stage. This implies that only the bit V in the backup register is cleared when the requested conversion is started. If the bit V in the backup register is not set, the bit V in the queue stage is reset when the requested conversion is started. The request source can take part in the source arbitration if the backup stage or queue stage contains a valid request (V = 1).




Figure 13-5 Base Structure of Sequential Request Source

The automatic refill feature can be activated (RF = 1) to allow automatic re-insertion of the pending request into the queue stage after a successful execution (conversion start). Otherwise, the pending request will be discarded once it is executed. While the automatic refill feature is enabled, software should not write data to the queue input register.

The write address in which to enter a conversion request is given by the write-only queue input register (QINR0). If the queue stage is empty (V = 0), the written value will be stored there (bit V becomes set), or else the write action is ignored.



Refer to **Section 13.7.6** for description of the sequential request source registers.

# 13.4.4.2 Request Source Control

If the conversion requested by the source is not related to an external trigger event (EXTR = 0), the valid bit V = 1 directly requests the conversion by setting signals REQPND and REQCHNRV to 1. In this case, no conversion will be requested if V = 0. A gating mechanism allows the user to enable/disable conversion requests according to bit ENGT.




Figure 13-6 Sequential Request Source Control

If the requested conversion is sensitive to an external trigger event (EXTR = 1), the signal REQTR can be taken into account (with ENTR = 1) or the software can write TREV = 1. Both actions set the event flag EV. The event flag EV = 1 indicates that an external event has taken place and a conversion can be requested (EV can be set only if a conversion request is valid with V = 1). In this case, the signal REQCHNRV is derived from bit EV.

In the queue backup register, bit EXTR is always considered as 0. If a queue controlled conversion has been started and aborted due to a higher priority conversion, the aborted conversion will be restarted without waiting for a new trigger event.



## 13.4.5 Parallel Request Source

#### 13.4.5.1 Overview

The parallel request source at arbitration slot 1 generates one or more conversion requests for channel numbers between 4 and 7 in parallel. The requests are always treated one after the other (in separate arbitration rounds) in a predefined sequence (higher channel numbers before lower channel numbers).

The parallel request source consists of a conversion request control register (CRCR1), a conversion request pending register (CRPR1) and a conversion request mode register (CRMR1). The contents of the conversion request control register are copied (overwrite) to the conversion request pending register when a selected load event (LDE) occurs. The type of the event defines the behavior and the trigger of the request source.

The activation of a conversion request to the arbiter may be started if the content of the conversion pending register is not 0. The highest bit position number among the pending bits with values equal to 1 specifies the channel number for conversion. To take part in the source arbitration, both the REQCHNRV and REQPND signals must be 1.

Refer to Section 13.7.7 for description of the parallel request source registers.

# 13.4.5.2 Request Source Control

All conversion pending bits are ORed together to deliver an intermediate signal PND for generating REQCHNRV and REQPND. The signal PND is gated with bit ENGT, allowing the user to enable/disable conversion requests. See **Figure 13-7**.




Figure 13-7 Parallel Request Source Control



The load event for a parallel load can be:

- External trigger at the input line REQTR. See Section 13.4.5.3.
- Write operation to a specific address of the conversion request control register.
   See Section 13.4.5.4.
- Write operation with LDEV = 1 to the request source mode register. See **Section 13.4.5.4**.
- Source internal action (conversion completed and PND = 0 for autoscan mode).
   See Section 13.4.5.5.

Each bit (bit x, x = 4 - 7) in the conversion request control/pending registers corresponds to one analog input channel. The bit position directly defines the channel number. The bits in the conversion request pending register can be set or reset bitwisely by the arbiter:

- The corresponding bit in the conversion request pending register is automatically reset when the arbiter indicates the start of conversion for this channel.
- The bit is automatically set when the arbiter indicates that the conversion has been aborted.

A source interrupt can be generated (if enabled) when a conversion (requested by this source) is completed while PND = 0. These rules apply only if the request source has triggered the conversion.

# 13.4.5.3 External Trigger

The conversion request for the parallel source (and also the sequential source) can be synchronized to an external trigger event. For the parallel source, this is done by coupling the reload event to a request trigger input, REQTR.

#### 13.4.5.4 Software Control

The load event for the parallel source can also be generated under software control in two ways:

- The conversion request control register can be written at two different addresses (CRCR1 and CRPR1). Accessed at CRCR1, the write action changes only the bits in this register. Accessed at CRPR1, a load event will take place one clock cycle after the write access. This automatic load event can be used to start conversions with a single move operation. In this case, the information about the channels to be converted is given as an argument in the move instruction.
- Bit LDEV can be written with 1 by software to trigger the load event. In this case, the
  load event does not contain any information about the channels to be converted, but
  always takes the contents of the conversion request control register. This allows the
  conversion request control register to be written at a second address without
  triggering the load event.



#### 13.4.5.5 Autoscan

The autoscan is a functionality of the parallel source. If autoscan mode is enabled, the load event takes place when the conversion is completed while PND = 0, provided the parallel request source has triggered the conversion. This automatic reload feature allows channels 4 to 7 to be constantly scanned for pending conversion requests without the need for external trigger or software action.

#### 13.4.6 Wait-for-Read Mode

The wait-for-read mode can be used for all request sources to allow the CPU to treat each conversion result independently without the risk of data loss. Data loss can occur if the CPU does not read a conversion result in a result register before a new result overwrites the previous one.

In wait-for-read mode, the conversion request generated by a request source for a specific channel will be disabled (and conversion not possible) if the targeted result register contains valid data (indicated by its valid flag being set). Conversion of the requested channel will not start unless the valid flag of the targeted result register is cleared (data is invalid). The wait-for-read mode for a result register can be enabled by setting bit WFR (see **Section 13.7.8**).



#### 13.4.7 Result Generation

#### 13.4.7.1 Overview

The result generation of the ADC module consists of several parts:

- A limit checking unit, comparing the conversion result to two selected boundary values (BOUND0 and BOUND1). A channel interrupt can be generated according to the limit check result.
- A data reduction filter, accumulating the conversion results. The accumulation is done
  by adding the new conversion result to the value stored in the selected result register.
- Four result registers, storing the conversion results. The software can read the conversion result from the result registers. The result register used to store the conversion result is selected individually for each input channel.




Figure 13-8 Result Path

Refer to **Section 13.7.8** for description of the result generation registers.



# 13.4.7.2 Limit Checking

The limit checking and the data reduction filter are based on a common add/subtract structure. The incoming result is compared with BOUND0, then with BOUND1. Depending on the result flags (lower-than compare), the limit checking unit can generate a channel interrupt. It can become active when the valid result of the data reduction filter is stored in the selected result register.




Figure 13-9 Limit Checking Flow



#### 13.4.7.3 Data Reduction Filter

Each result register can be controlled to enable or disable the data reduction filter. The data reduction block allows the accumulation of conversion results for anti-aliasing filtering or for averaging.




Figure 13-10 Data Reduction Flow

If DRC is 0 and a new conversion result comes in, DRC is reloaded with its reload value (defined by bit DRCTR in the result control register) and the value of 0 is added to the conversion result (instead of the previous result register content). Then, the complete result is stored in the selected result register. If the reload value is 0 (data reduction filter disabled), accumulation is done over one conversion. Hence, a result event is generated and the valid bit (VF) for the result register becomes set. If the reload value is 1 (data reduction filter enabled), accumulation is done over two conversions. In this case, neither a result event is generated nor the valid bit is set.

If DRC is 1 and a new conversion result comes in, the data reduction filter adds the incoming result to the value already stored in the result register and decrements DRC.



After this addition, the complete result is stored in the selected result register. The result event is generated and the valid bit becomes set.

It is possible to have an identical cycle behavior of the path to the result register, with the data reduction filter being enabled or disabled. Furthermore, an overflow of the result register is avoided, because a maximum of 2 conversion results are added (a 10-bit result added twice delivers a maximum of 11 bits).

# 13.4.7.4 Result Register View

In order to cover a wide range of applications, the content of result register x (x = 0 - 3) is available as different read views at different addresses (see **Figure 13-11**):

- Normal read view RESRxL/H: This view delivers the 8-bit or 10-bit conversion result.
- Accumulated read view RESRAxL/H:
   This view delivers the accumulated 9-bit or 11-bit conversion result.

All conversion results (with or without accumulation) are stored in the result registers, but can be viewed at either RESRxL/H or RESRAxL/H which shows different data alignment and width.

When the data reduction filter is enabled (DRCTR = 1), read access should be performed on RESRAxL/H as it shows the full 9-bit (R8:R0) or 11-bit (R10:R0) accumulated conversion result. Reading from RESRxL/H gives the appended (MSB unavailable) accumulated result.

When the data reduction filter is disabled (DRCTR = 0), the user can read the 8-bit or 10-bit conversion result from either RESRxL/H or RESRAxL/H. In particular, for 8-bit conversion (without accumulation), the result can be read from RESRxH with a single instruction. Hence, depending on the application requirement, the user can choose to read from the different views.






Figure 13-11 Result Register View



## 13.4.8 Interrupts

The ADC module provides 2 service request outputs SR[1:0] that can be activated by different interrupt sources.

The interrupt structure of the ADC supports two different types of interrupt sources:

- Event Interrupts: Activated by events of the request sources (source interrupts) or result registers (result interrupts).
- Channel Interrupts: Activated by the completion of any input channel conversion. They are enabled according to the control bits for the limit checking. The settings are defined individually for each input channel.

The interrupt compressor is an OR-combination of all incoming interrupt pulses for each of the SR lines.




Figure 13-12 Interrupt Overview

Refer to **Section 13.7.9** for description of the interrupt registers.



# 13.4.8.1 Event Interrupts




Figure 13-13 Event Interrupt Structure

Event interrupts can be generated by the request sources and the result registers. The event interrupt enable bits are located in the request sources (ENSI) and result register control (IEN). An interrupt node pointer (EVINP) for each event allows the selection of the targeted service output line.

A request source event is generated when the requested channel conversion is completed:

- Event 0: Request source event of sequential request source 0 (arbitration slot 0)
- Event 1: Request source event of parallel request source 1 (arbitration slot 1)

A result event is generated according to the data reduction control (see **Section 13.4.7.3**):

- Event 4: Result register event of result register 0
- Event 5: Result register event of result register 1
- Event 6: Result register event of result register 2
- Event 7: Result register event of result register 3



# 13.4.8.2 Channel Interrupts

The channel interrupts occur when a conversion is completed and the selected limit checking condition is met. As a result, only one channel interrupt can be activated at a time. An interrupt can be triggered according to the limit checking result by comparing the conversion result with two selectable boundaries for each channel.




Figure 13-14 Channel Interrupt Overview

The limit checking unit uses two boundaries (BOUND0 and BOUND1) to compare with the conversion result. With these two boundaries, the conversion result space is split into three areas:

- Area I: The conversion result is below both boundaries.
- Area II: The conversion result is between the two boundaries, or is equal to one of the boundaries.
- Area III: The conversion result is above both boundaries.

After a conversion has been completed, a channel interrupt can be triggered according to the following conditions (selected by the limit check control bit field LCC):

- LCC = 000: No trigger, the channel interrupt is disabled.
- LCC = 001: A channel interrupt is generated if the conversion result is not in area I.
- LCC = 010: A channel interrupt is generated if the conversion result is not in area II.
- LCC = 011: A channel interrupt is generated if the conversion result is not in area III.
- LCC = 100: A channel interrupt is always generated (regardless of the boundaries).
- LCC = 101: A channel interrupt is generated if the conversion result is in area I.
- LCC = 110: A channel interrupt is generated if the conversion result is in area II.
- LCC = 111: A channel interrupt is generated if the conversion result is in area III.



The channel-specific interrupt node pointer CHINPx (x = 0 - 7) selects the service request output (SR[1:0]) that will be activated upon a channel interrupt trigger. See **Figure 13-15**.




Figure 13-15 Channel Interrupt Routing



# 13.4.9 External Trigger Inputs

The sequential and parallel request sources has one request trigger input REQTRx (x = 0 - 1) each, through which a conversion request can be started. The input to REQTRx is selected from eight external trigger inputs (ETRx0 to ETRx7) via a multiplexer depending on bit field ETRSELx. It is possible to bypass the synchronization stages for external trigger requests that come synchronous to ADC. This selection is done via bit SYNENx.

Refer to Section 13.7.9 for description of the external trigger control registers.




Figure 13-16 External Trigger Input

The external trigger inputs to the ADC module are driven by events occurring in the CCU6 module. See **Table 13-2**.

Table 13-2 External Trigger Input Source

External Trigger Input	CCU6 Event
ETRx0	T13 period-match
ETRx1	T13 compare-match
ETRx2	T12 period-match
ETRx3	T12 compare-match for channel 0
ETRx4	T12 compare-match for channel 1
ETRx5	T12 compare-match for channel 2
ETRx6	Shadow transfer event for multi-channel mode
ETRx7	Correct hall event for multi-channel mode



## 13.5 ADC Module Initialization Sequence

The following steps is meant to provide a general guideline on how to initialize the ADC module. Some steps may be varied or omitted depending on the application requirements:

- 1. Configure global control functions:
- Select conversion width (GLOBCTR.DW)
- Select analog clock f<sub>ADCI</sub> divider ratio (GLOBCTR.CTC)
- 2. Configure arbitration control functions:
- Select request source x
  - priority (PRAR.PRIOx)
  - conversion start mode (PRAR.CSMx)
- Enable arbitration slot x (PRAR.ASENx)
- Select arbitration mode (PRAR.ARBM)
- 3. Configure channel control information:
- Select channel x
  - limit check control (CHCTRx.LCC)
  - target result register (CHCTRx.RESRSEL)
- Select sample time for all channels (INPCR0.STC)
- 4. Configure result control information:
- Enable/disable result register x
  - data reduction (RCRx.DRCTR)
  - event interrupt (RCRx.IEN)
  - wait-for-read mode (RCRx.WFR)
  - valid flag reset by read access (RCRx.VFCTR)
- 5. Configure interrupt control functions:
- Select channel x interrupt node pointer (CHINPR.CHINPx)
- Select event x interrupt node pointer (EVINPR.EVINPx)
- 6. Configure limit check boundaries:
- Select limit check boundaries for all channels (LCBR.BOUND0, LCBR.BOUND1)
- 7. Configure external trigger control functions:
- Select source x external trigger input (ETRCR.ETRSELx)
- Enable/disable source x external trigger input synchronization (ETRCR.SYNENx)
- 8. Setup sequential source:
- Enable conversion request (QMR0.ENGT)
- Enable/disable external trigger (QMR0.ENTR)
- Setup parallel source:
- Enable conversion request (CRMR1.ENGT)



- Enable/disable external trigger (CRMR1.ENTR)
- Enable/disable source interrupt (CRMR1.ENSI)
- Enable/disable autoscan (CRMR1.SCAN)

### 10. Turn on analog part:

Set GLOBCTR.ANON (wait for 100 ns)

#### 11.Start sequential request:

- Write to QINR0 (with information such as REQCHNR, RF, ENSI and EXTR)
- Generate a pending conversion request using any method described in Section 13.4.4.2

#### 12.Start parallel request:

- Write to CRCR1 (no load event) or CRPR1 (automatic load event) the channels to be converted.
- Generate a load event (if not already available) to trigger a pending conversion request, using any method described in Section 13.4.5.2

#### 13. Wait for ADC conversion to be completed:

- The source interrupt indicates that the conversion requested by the source is completed.
- The channel interrupt indicates that the corresponding channel conversion is completed (with limit check performed).
- The result interrupt indicates that the result (with/without accumulation) in the corresponding result register is ready and can be read.

#### 14.Read ADC result



Reset Value: 00<sub>H</sub>

# 13.6 Register Map

The ADC SFRs are located in the standard memory area (RMAP = 0) and are organized into 7 pages. The ADC\_PAGE register is located at address D1<sub>H</sub>. It contains the page value and page control information.

# ADC\_PAGE Page Register for ADC

7	6	5	4	3	2	1	0
0	P	ST	NR	0		PAGE	
V	V	v	V	r		rw	

Field	Bits	Type	Description
PAGE	[2:0]	rw	Page Bits When written, the value indicates the new page. When read, the value indicates the currently active page.
STNR	[5:4]	w	Storage Number This number indicates which storage bit field is the target of the operation defined by bit field OP. If OP = 10 <sub>B</sub> , the contents of PAGE are saved in STx before being overwritten with the new value. If OP = 11 <sub>B</sub> , the contents of PAGE are overwritten by the contents of STx. The value written to the bit positions of PAGE is ignored.  OO ST0 is selected. OO ST0 is selected. T1 ST3 is selected.



Field	Bits	Туре	Description
OP	[7:6]	w	<ul> <li>Operation</li> <li>OX Manual page mode. The value of STNR is ignored and PAGE is directly written.</li> <li>10 New page programming with automatic page saving. The value written to the bit positions of PAGE is stored. In parallel, the previous contents of PAGE are saved in the storage bit field STx indicated by STNR.</li> <li>11 Automatic restore page action. The value written to the bit positions of PAGE is ignored and instead, PAGE is overwritten by the contents of the storage bit field STx indicated by STNR.</li> </ul>
0	3	r	Reserved Returns 0 if read, should be written with 0.



All ADC register names described in the following sections are referenced in other chapters of this document with the module name prefix "ADC\_", e.g., ADC\_GLOBCTR. The addresses of the ADC SFRs are listed in **Table 13-3** and **Table 13-4**.

Table 13-3 SFR Address List for Pages 0 - 3

Address	Page 0	Page 1	Page 2	Page 3
CA <sub>H</sub>	GLOBCTR	CHCTR0	RESR0L	RESRA0L
CB <sub>H</sub>	GLOBSTR	CHCTR1	RESR0H	RESRA0H
CCH	PRAR	CHCTR2	RESR1L	RESRA1L
CD <sub>H</sub>	LCBR	CHCTR3	RESR1H	RESRA1H
CEH	INPCR0	CHCTR4	RESR2L	RESRA2L
CF <sub>H</sub>	ETRCR	CHCTR5	RESR2H	RESRA2H
D2 <sub>H</sub>	_	CHCTR6	RESR3L	RESRA3L
D3 <sub>H</sub>	_	CHCTR7	RESR3H	RESRA3H

Table 13-4 SFR Address List for Pages 4 - 7

Address	Page 4	Page 5	Page 6	Page 7
CA <sub>H</sub>	RCR0	CHINFR	CRCR1	_
CB <sub>H</sub>	RCR1	CHINCR	CRPR1	_
CCH	RCR2	CHINSR	CRMR1	_
CD <sub>H</sub>	RCR3	CHINPR	QMR0	_
CE <sub>H</sub>	VFCR	EVINFR	QSR0	_
CF <sub>H</sub>	_	EVINCR	Q0R0	_
D2 <sub>H</sub>	_	EVINSR	QBUR0/QINR0	_
D3 <sub>H</sub>	_	EVINPR	_	_



Reset Value: 30<sub>H</sub>

# 13.7 Register Description

# 13.7.1 General Function Registers

Register GLOBCTR contains bits that control the analog converter and the conversion delay.

# **GLOBCTR Global Control Register**

7	6	5	4	3	2	1	0
ANON	DW	СТС				0	•
			İ	I		Ī	ı
rw	rw	r	W			r	

Field	Bits	Type	Description	
СТС	[5:4]	rw	Conversion Time Control This bit field defines the divider ratio for the divider stage of the internal analog clock $f_{ADCI}$ . This clock provides the internal time base for the conversion and sample time calculations. $00  f_{ADCI} = 1/2 \times f_{ADCA}$ $01  f_{ADCI} = 1/3 \times f_{ADCA}$ $10  f_{ADCI} = 1/4 \times f_{ADCA}$ $11  f_{ADCI} = 1/32 \times f_{ADCA} \text{ (default)}$	
DW	6	rw	Data Width This bit defines the conversion resolution.  The result is 10 bits wide (default).  The result is 8 bits wide.	
ANON	7	rw	` '	



Reset Value: 00<sub>H</sub>

Field	Bits	Туре	Description
0	[3:0]	r	Reserved
			Returns 0 if read; should be written with 0.

Register GLOBSTR contains bits that indicate the current status of a conversion.

# GLOBSTR Global Status Register

7	6	5	4	3	2	1	0
	0		CHNR		0	SAMPLE	BUSY
	r		rh		r	rh	rh

Field	Bits	Туре	Description
BUSY	0	rh	Analog Part Busy This bit indicates that a conversion is currently active.  0 The analog part is idle. 1 A conversion is currently active.
SAMPLE	1	rh	Sample Phase This bit indicates that an analog input signal is currently sampled.  O The analog part is not in the sampling phase.  The analog part is in the sampling phase.
CHNR	[5:3]	rh	Channel Number This bit field indicates which analog input channel is currently converted. This information is updated when a new conversion is started.
0	2, [7:6]	r	Reserved Returns 0 if read; should be written with 0.



Reset Value: 00<sub>H</sub>

# 13.7.2 Priority and Arbitration Register

Register PRAR contains bits that define the request source priority and the conversion start mode. It also contains bits that enable/disable the conversion request treatment in the arbitration slots.

# PRAR Priority and Arbitration Register

7	6	5	4	3	2	1	0
ASEN1	ASEN0	0	ARBM	CSM1	PRIO1	CSM0	PRIO0
rw	rw	r	rw	rw	rw	rw	rw

Field	Bits	Type	Description
PRIO0	0	rw	Priority of Request Source 0 This bit defines the priority of the sequential request source 0. 0 Low priority 1 High priority
CSM0	1	rw	Conversion Start Mode of Request Source 0 This bit defines the conversion start mode of the sequential request source 0.  0 The wait-for-start mode is selected. 1 The cancel-inject-repeat mode is selected.
PRIO1	2	rw	Priority of Request Source 1 This bit defines the priority of the parallel request source 1.  0 Low priority 1 High priority
CSM1	3	rw	Conversion Start Mode of Request Source 1 This bit defines the conversion start mode of the parallel request source 1.  O The wait-for-start mode is selected.  The cancel-inject-repeat mode is selected.
ARBM	4	rw	Arbitration Mode This bit defines which arbitration mode is selected.  O Permanent arbitration (default)  1 Arbitration started by pending conversion request



Field	Bits	Type	Description
ASENx (x = 0 - 1)	[7:6]	rw	Arbitration Slot x Enable Each bit enables an arbitration slot of the arbiter round. ASEN0 enables arbitration slot 0, ASEN1 enables slot 1. If an arbitration slot is disabled, a pending conversion request of a request source connected to this slot is not taken into account for arbitration.  O The corresponding arbitration slot is disabled. The corresponding arbitration slot is enabled.
0	5	r	Reserved Returns 0 if read; should be written with 0.



Reset Value: 00<sub>H</sub>

# 13.7.3 External Trigger Control Register

Register ETRCR contains bits that select the external trigger input signal source and enable synchronization of the external trigger input.

# ETRCR External Trigger Control Register

7	6	5	4	3	2	1	0
SYNEN1	SYNEN0		ETRSEL1			ETRSEL0	
rw	rw		rw			rw	

Field	Bits	Type	Description
ETRSELx (x = 0 - 1)	[2:0], [5:3]	rw	External Trigger Selection for Request Source x This bit field defines which external trigger input signal is selected.  000 The trigger input ETRx0 is selected.  001 The trigger input ETRx1 is selected  111 The trigger input ETRx7 is selected.
SYNENx (x = 0 - 1)	6, 7	rw	<ul> <li>Synchronization Enable</li> <li>Synchronizing stage is not in external trigger input REQTRx path.</li> <li>Synchronizing stage is in external trigger input REQTRx path.</li> </ul>



Reset Value: 00<sub>H</sub>

### 13.7.4 Channel Control Registers

The channel control registers contain bits that select the targeted result register and control the limit check mechanism. Register CHCTRx defines the settings for the input channel x.

## CHCTRx (x = 0 - 7) Channel Control Register x

7	6	5	4	3	2	1	0
0		LCC	ı	C	)	RESI	RSEL
r		rw		r	•	r	W

Field	Bits	Туре	Description
RESRSEL	[1:0]	rw	Result Register Selection This bit field defines which result register will be the target of a conversion of this channel.  O The result register 0 is selected.  O The result register 1 is selected.  The result register 2 is selected.  The result register 3 is selected.
LCC	[6:4]	rw	Limit Check Control This bit field defines the behavior of the limit checking mechanism. See coding in Section 13.4.8.2.
0	[3:2], 7	r	Reserved Returns 0 if read; should be written with 0.




Reset Value: 00<sub>H</sub>

## 13.7.5 Input Class Register

Register INPCR0 contains bits that control the sample time for the input channels.

## INPCR0 Input Class 0 Register



Field	Bits	Туре	Description
STC	[7:0]	rw	Sample Time Control This bit field defines the additional length of the sample time, given in terms of f <sub>ADCI</sub> clock cycles. A sample time of 2 analog clock cycles is extended by the programmed value.



Reset Value: 00...

## 13.7.6 Sequential Source Registers

These registers contain the control and status bits of sequential request source 0.

Register QMR0 contains bits that are used to set the sequential request source in the desired mode.

### QMR0

**Queue Mode Register** 

Q0.0000						110001	. ж.ж.с. сод
7	6	5	4	3	2	1	0
CEV	TREV	FLUSH	CLRV	0	ENTR	0	ENGT
W	W	W	W	r	rw	r	rw

Field	Bits	Туре	Description			
ENGT	0	rw	Enable Gate This bit enables the gating functionality for the request source.  O The gating line is permanently 0. The source is switched off.  The gating line is permanently 1. The source is switched on.			
ENTR	2	rw	Enable External Trigger This bit enables the external trigger possibility. If enabled, bit EV is set if a rising edge is detected at the external trigger input REQTR when at least one V bit is set in register Q0R0 or QBUR0.  The external trigger is disabled. The external trigger is enabled.			
CLRV	4	W	Clear V Bits  0 No action  1 The bit V in register Q0R0 or QBUR0 is reset.  If QBUR0.V = 1, then QBUR0.V is reset.  If QBUR0.V = 0, then Q0R0.V is reset.			
FLUSH	5	w	Flush Queue  0 No action  1 All bits V in the queue registers and bit EV are reset. The queue contains no more valid entry.			



Field	Bits	Туре	Description
TREV	6	w	Trigger Event  O No action  1 A trigger event is generated by software. If the source waits for a trigger event, a conversion request is started.
CEV	7	w	Clear Event Bit 0 No action 1 Bit EV is cleared.
0	1,3	r	Reserved Returns 0 if read; should be written with 0.



Reset Value: 20<sub>H</sub>

Reset Value: 00<sub>H</sub>

Register QSR0 contains bits that indicate the status of the sequential source.

### QSR0 Queue Status Register

7	6	5	4	3	2	1	0
Rsv	0	EMPTY	EV			0	
r	r	rh	rh	ı		r	

Field	Bits	Туре	Description			
EV	4	rh	Event Detected This bit indicates that an event has been detected while V = 1. Once set, this bit is reset automatically when the requested conversion is started.  O An event has not been detected.  An event has been detected.			
EMPTY	5	rh	Queue Empty This bit indicates if the queue (Q0R0) contains a valid entry. A new entry is ignored if the queue is filled (EMPTY = 0).  The queue is filled (1 valid entry).  The queue is empty.			
Rsv	7	r	Reserved Returns 1 if read; should be written with 0.  Note: This bit is initialized to 0 immediately after reset, but is updated by hardware to 1 (and remains as 1) shortly after.			
0	[3:0], 6	r	Reserved Returns 0 if read; should be written with 0.			

Register Q0R0 contains bits that monitor the status of the current sequential request.

## Q0R0 Queue 0 Register 0

7	6	5	4	3	2	1	0
EXTR	ENSI	RF	V	0		REQCHNR	
rh	rh	rh	rh	r		rh	



Field	Bits	Type	Description			
REQCHNR	[2:0]	rh	Request Channel Number This bit field indicates the channel number that will be or is currently requested.			
V	4	rh	Request Channel Number Valid This bit indicates if the data in REQCHNR, RF, ENSI and EXTR is valid. Bit V is set when a valid entry is written to the queue input register QINR0.  The data is not valid.  The data is valid.			
RF	5	rh	Refill This bit indicates if the pending request is discarded after being executed (conversion start) or if it is automatically refilled in the top position of the request queue.  O The request is discarded after conversion start.  The request is refilled in the queue after conversion start.			
ENSI	6	rh	Enable Source Interrupt This bit indicates if a source interrupt will be generated when the conversion is completed. The interrupt trigger becomes activated if the conversion requested by the source has been completed and ENSI = 1.  O The source interrupt generation is disabled. The source interrupt generation is enabled.			
EXTR	7	rh	External Trigger This bit defines if the conversion request is sensitive to an external trigger event. The event flag (bit EV) indicates if an external event has taken place and a conversion can be requested.  O Bit EV not used to start conversion request.  Bit EV is used to start conversion request.			
0	3	r	Reserved Returns 0 if read; should be written with 0.			



Reset Value: 00<sub>H</sub>

The registers QBUR0 and QINR0 share the same register address. A read operation at this register address will deliver the 'rh' bits of the QBUR0 register, while a write operation to the same address will target the 'w' bits of the QINR0 register.

Register QBUR0 contains bits that monitor the status of an aborted sequential request.

## QBUR0 Queue Backup Register 0

7	6	5	4	3	2	1	0
EXTR	ENSI	RF	V	0		REQCHNR	
rh	rh	rh	rh	r		rh	

Field	Bits	Туре	Description	
REQCHNR	[2:0]	rh	Request Channel Number This bit field is updated by bit field Q0R0.REQCHNR when the conversion requested by Q0R0 is started.	
V	4	rh	Request Channel Number Valid This bit indicates if the data in REQCHNR, RF, ENS and EXTR is valid. Bit V is set if a running conversion is aborted. It is reset when the conversion is started.  The backup register does not contain valid data, because the conversion described by this data has not been aborted.  The data is valid. The aborted conversion is requested before taking into account what is requested by Q0R0.	
RF	5	rh	Refill This bit is updated by bit Q0R0.RF when the conversion requested by Q0R0 is started.	
ENSI	6	rh	Enable Source Interrupt This bit is updated by bit Q0R0.ENSI when the conversion requested by Q0R0 is started.	
EXTR	7	rh	External Trigger This bit is updated by bit Q0R0.EXTR when the conversion requested by Q0R0 is started.	
0	3	r	Reserved Returns 0 if read; should be written with 0.	



Reset Value: 00<sub>H</sub>

Register QINR0 is the entry register for sequential requests.

### QINR0

## **Queue Input Register 0**

7	6	5	4	3	2	1	0
EXTR	ENSI	RF	0			REQCHNR	
W	W	W	r			W	

Field	Bits	Туре	Description
REQCHNR	[2:0]	W	Request Channel Number This bit field defines the requested channel number.
RF	5	W	Refill This bit defines the refill functionality.
ENSI	6	W	Enable Source Interrupt This bit defines the source interrupt functionality.
EXTR	7	W	External Trigger This bit defines the external trigger functionality.
0	[4:3]	r	Reserved Returns 0 if read; should be written with 0.



Reset Value: 00<sub>H</sub>

### 13.7.7 Parallel Source Registers

These registers contain the control and status bits of parallel request source 1.

Register CRCR1 contains the bits that are copied to the pending register (CRPR1) when the load event occurs. This register can be accessed at two different addresses (one read view, two write views). The first address for read and write access is the address given for CRCR1. The second address for write actions is given for CRPR1. A write operation to CRPR1 leads to a data write to the bits in CRCR1 with an automatic load event one clock cycle later.

CRCR1
Conversion Request Control Register 1

	7	6	5	4	3	2	1	0
	СН7	CH6	CH5	CH4			0	
,	rwh	rwh	rwh	rwh			r	

Field	Bits	Туре	Description
CHx (x = 4 - 7)	x	rwh	Channel Bit x  Each bit corresponds to one analog channel, the channel number x is defined by the bit position in the register. The corresponding bit x in the conversion request pending register will be overwritten by this bit when the load event occurs.  O The analog channel x will not be requested for conversion by the parallel request source.  The analog channel x will be requested for conversion by the parallel request source.
0	[3:0]	r	Reserved Returns 0 if read; should be written with 0.



Reset Value: 00<sub>H</sub>

Register CRPR1 contains bits that request a conversion of the corresponding analog channel. The bits in this register have only a read view. A write operation to this address leads to a data write to CRCR1 with an automatic load event one clock cycle later.

CRPR1
Conversion Request Pending Register 1

7	6	5	4	3	2	1	0
СНР7	CHP6	CHP5	CHP4			0	_
rwh	rwh	rwh	rwh	•		r	

Field	Bits	Type	Description
CHPx (x = 4 - 7)	x	rwh	Channel Pending Bit x  Write view: A write to this address targets the bits in register CRCR1. Read view: Each bit corresponds to one analog channel; the channel number x is defined by the bit position in the register. The arbiter automatically resets (at start of conversion) or sets it again (at abort of conversion) for the corresponding analog channel.  O The analog channel x is not requested for conversion by the parallel request source.  The analog channel x is requested for conversion by the parallel request source.
0	[3:0]	r	Reserved Returns 0 if read; should be written with 0.

Note: The bits that can be read from this register location are generally 'rh'. They cannot be modified directly by a write operation. A write operation modifies the bits in CRCR1 (that is why they are marked 'rwh') and leads to a load event one clock cycle later.



Reset Value: 00<sub>H</sub>

Register CRMR1 contains bits that are used to set the request source in the desired mode.

# CRMR1 Conversion Request Mode Register 1

	7	6	5	4	3	2	1	0
	Rsv	LDEV	CLRPND	SCAN	ENSI	ENTR	0	ENGT
-	r	W	W	rw	rw	rw	r	rw

Field	Bits	Туре	Description
ENGT	0	rw	Enable Gate This bit enables the gating functionality for the request source.  O The gating line is permanently 0. The source is switched off.  The gating line is permanently 1. The source is switched on.
ENTR	2	rw	Enable External Trigger This bit enables the external trigger possibility. If enabled, the load event takes place if a rising edge is detected at the external trigger input REQTR.  The external trigger is disabled.  The external trigger is enabled.
ENSI	3	rw	Enable Source Interrupt This bit enables the request source interrupt. This interrupt can be generated when the last pending conversion is completed for this source (while PND = 0).  O The source interrupt is disabled.  The source interrupt is enabled.
SCAN	4	rw	Autoscan Enable This bit enables the autoscan functionality. If enabled, the load event is automatically generated when a conversion (requested by this source) is completed and PND = 0.  O The autoscan functionality is disabled.  The autoscan functionality is enabled.



Field	Bits	Type	Description
CLRPND	5	w	Clear Pending Bits  0 No action  1 The bits in register CRPR1 are reset.
LDEV	6	W	Generate Load Event  0 No action  1 The load event is generated.
Rsv	7	r	Reserved Returns 1 if read; should be written with 0.
			Note: This bit is initialized to 0 immediately after reset, but is updated by hardware to 1 (and remains as 1) shortly after.
0	1	r	Reserved Returns 0 if read; should be written with 0.



### 13.7.8 Result Registers


The result registers deliver the conversion results and, optionally, the channel number that has lead to the latest update of the result register. The result registers are available as different read views at different addresses. The following bit fields can be read from the result registers, depending on the selected read address. For details on the conversion result alignment and width, see **Section 13.4.7.4**.

Field	Bits	Type	Description
RESULT	RESRxL[7:6], RESRxH or RESRAxL[7:5], RESRAxH	rh	Conversion Result This bit field contains the conversion result or the result of the data reduction filter.
CHNR	[2:0]	rh	Channel Number This bit field contains the channel number of the latest register update.
DRC	3	rh	Data Reduction Counter This bit indicates how many conversion results have still to be accumulated to generate the final result for data reduction.  O The final result is available in the result register. The valid flag is automatically set when this bit field is set to 0.  One more conversion result must be added to obtain the final result in the result register. The valid flag is automatically reset when this bit field is set to 1.
VF	4	rh	Valid Flag for Result Register x  This bit indicates that the contents of the result register x are valid.  0 The result register x does not contain valid data.  1 The result register x contains valid data.




### **Normal Read View RESRx**

This view delivers the 8-bit or 10-bit conversion result and a 3-bit channel number. The corresponding valid flag is cleared when the high byte of the register is accessed by a read command, provided that bit RCRx.VFCTR is set.



### **Accumulated Read View RESRAx**

This view delivers the accumulated 9-bit or 11-bit conversion result and a 3-bit channel number. The corresponding valid flag is cleared when the high byte of the register is accessed by a read command, provided that bit RCRx.VFCTR is set.





Reset Value: 00<sub>H</sub>

Reset Value: 00<sub>H</sub>

Writing a 1 to a bit position in register VFCR clears the corresponding valid flag in registers RESRx/RESRAx. If a hardware event triggers the setting of a bit VFx and VFCx = 1, the bit VFx is set (hardware overrules software).

### VFCR Valid Flag Clear Register

7	6	5	4	3	2	1	0
		)		VFC3	VFC2	VFC1	VFC0
		r		W	W	W	W

Field	Bits	Туре	Description
VFCx (x = 0 - 3)	х	W	Clear Valid Flag for Result Register x  0 No action  1 Bit VF.x is reset.
0	[7:4]	r	Reserved Returns 0 if read; should be written with 0.

The result control registers RCRx contain bits that control the behavior of the result registers and monitor their status.

## RCRx (x = 0 - 3) Result Control Register x

7	6	5	4	3	2	1	0
VFCTR	WFR	0	IEN		0		DRCTR
rw	rw	r	rw	•	r	•	rw



Field	Bits	Type	Description
DRCTR	0	rw	Data Reduction Control This bit defines how many conversion results are accumulated for data reduction. It defines the reload value for bit DRC.  O The data reduction filter is disabled. The reload value for DRC is 0, so the accumulation is done over 1 conversion.  The data reduction filter is enabled. The reload value for DRC is 1, so the accumulation is done over 2 conversions.
IEN	4	rw	Interrupt Enable This bit enables the event interrupt related to the result register x. An event interrupt can be generated when DRC is set to 0 (after decrementing or by reload).  O The event interrupt is disabled.  The event interrupt is enabled.
WFR	6	rw	Wait-for-Read Mode This bit enables the wait-for-read mode for result register x.  O The wait-for-read mode is disabled.  The wait-for-read mode is enabled.
VFCTR	7	rw	Valid Flag Control This bit enables the reset of valid flag (by read access to high byte) for result register x.  0 VF unchanged by read access to RESRxH/RESRAxH. (default)  1 VF reset by read access to RESRxH/RESRAxH.
0	[3:1], 5	r	Reserved Returns 0 if read; should be written with 0.



Reset Value: 00<sub>H</sub>

Reset Value: 00H

### 13.7.9 Interrupt Registers

Register CHINFR monitors the activated channel interrupt flags.

### **CHINFR**

## Channel Interrupt Flag Register

7	6	5	4	3	2	1	0
CHINF7	CHINF6	CHINF5	CHINF4	CHINF3	CHINF2	CHINF1	CHINF0
rh	rh	rh	rh	rh	rh	rh	rh

Field	Bits	Туре	Description
CHINFx	х	rh	Interrupt Flag for Channel x
(x = 0 - 7)			<ul> <li>This bit monitors the status of the channel interrupt x.</li> <li>A channel interrupt for channel x has not occurred.</li> <li>A channel interrupt for channel x has occurred.</li> </ul>

Writing a 1 to a bit position in register CHINCR clears the corresponding channel interrupt flag in register CHINFR. If a hardware event triggers the setting of a bit CHINFx and CHINCx = 1, the bit CHINFx is cleared (software overrules hardware).

#### CHINCR

## **Channel Interrupt Clear Register**

	7	6	5	4	3	2	1	0
С	HINC7	CHINC6	CHINC5	CHINC4	CHINC3	CHINC2	CHINC1	CHINC0
	W	W	W	W	W	W	W	W

Field	Bits	Type	Description		
CHINCx (x = 0 - 7)	x	w	Clear Interrupt Flag for Channel x 0 No action		
			1 Bit CHINFR.x is reset.		

Writing a 1 to a bit position in register CHINSR sets the corresponding channel interrupt flag in register CHINFR and generates an interrupt pulse.

Note: When software (register CHINSR is written) and hardware-triggered (limit check is completed) channel interrupts for different channels occur simultaneously, the hardware-triggered channel interrupt(s) will be lost.



Reset Value: 00<sub>H</sub>

Reset Value: 00<sub>H</sub>

For example, if CHINSR.CHINS0 is set by software, and an interrupt for channel 7 is triggered by the limit checking unit, only CHINFR.CHINF0 will be set with an interrupt pulse generated for channel 0.

## CHINSR Channel Interrupt Set Register

	•	•					• •
7	6	5	4	3	2	1	0
CHINS7	CHINS6	CHINS5	CHINS4	CHINS3	CHINS2	CHINS1	CHINS0
W	W	W	W	W	W	W	W

Field	Bits	Туре	Description		
CHINSx	х	w	Set Interrupt Flag for Channel x		
(x = 0 - 7)			<ul><li>No action</li><li>Bit CHINFR.x is set and an interrupt pulse is generated.</li></ul>		

The bits in register CHINPR define the service request output line, SRx (x = 0 or 1), that is activated if a channel interrupt is generated.

### **CHINPR**

### **Channel Interrupt Node Pointer Register**

7	6	5	4	3	2	1	0
CHINP7	CHINP6	CHINP5	CHINP4	CHINP3	CHINP2	CHINP1	CHINP0
rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Туре	Description			
CHINPx	Х	rw	Interrupt Node Pointer for Channel x			
(x = 0 - 7)			This bit defines which SR lines becomes activated if			
			the channel x interrupt is generated.			
			0 The line SR0 becomes activated.			
			1 The line SR1 becomes activated.			



Reset Value: 00<sub>H</sub>

Reset Value: 00<sub>H</sub>

Register EVINFR monitors the activated event interrupt flags.

### **EVINFR**

Event	Interrup	ot Flaq	Register

7	6	5	4	3	2	1	0
EVINF7	EVINF6	EVINF5	EVINF4	0		EVINF1	EVINF0
rh	rh	rh	rh	r		rh	rh

Field	Bits	Type	Description
EVINFx (x = 0 - 1, 4 - 7)	[1:0], [7:4]	rh	Interrupt Flag for Event x This bit monitors the status of the event interrupt x.  O An event interrupt for event x has not occurred.  An event interrupt for event x has occurred.
0	[3:2]	r	Reserved Returns 0 if read; should be written with 0.

Writing a 1 to a bit position in register EVINCR clears the corresponding event interrupt flag in register EVINFR. If a hardware event triggers the setting of a bit EVINFx and EVINCx = 1, the bit EVINFx is cleared (software overrules hardware).

#### **EVINCR**

### **Event Interrupt Clear Flag Register**

7	6	5	4	3	2	1	0
EVINC7	EVINC6	EVINC5	EVINC4	0		EVINC1	EVINC0
W	W	W	W	r		W	W

Field	Bits	Туре	Description
EVINCx (x = 0 - 1, 4 - 7)	[1:0], [7:4]	W	Clear Interrupt Flag for Event x  0 No action  1 Bit EVINFR.x is reset.
0	[3:2]	r	Reserved Returns 0 if read; should be written with 0.

Writing a 1 to a bit position in register EVINSR sets the corresponding event interrupt flag in register EVINFR and generates an interrupt pulse (if the interrupt is enabled).



Reset Value: 00<sub>H</sub>

Note: When software (register EVINSR is written) and hardware-triggered (source conversion is completed or valid data is loaded into result register) event interrupts for different events occur simultaneously, the hardware-triggered event interrupt(s) will be lost.

For example, if EVINSR.EVINS0 is set by software, and an interrupt for event 7 is triggered for result register 4, only EVINFR.EVINF0 will be set with an interrupt pulse generated for event 0.

## **EVINSR Event Interrupt Set Flag Register**

7	6	5	4	3	2	1	0
EVINS7	EVINS6	EVINS5	EVINS4		)	EVINS1	EVINS0
W	W	W	W		ſ	W	W

Field	Bits	Туре	Description
EVINSx (x = 0 - 1, 4 - 7)	[1:0], [7:4]	w	Set Interrupt Flag for Event x  0 No action  1 Bit EVINFR.x is set.
0	[3:2]	r	Reserved Returns 0 if read; should be written with 0.



The bits in register EVINPR define the service request output line, SRx (x = 0 or 1), that is activated if an event interrupt is generated.

## EVINPR

Event Interrupt Node Pointer Register	Reset Value: 00 <sub>H</sub>
---------------------------------------	------------------------------

7	6	5	4	3	2	1	0
EVINP7	EVINP6	EVINP5	EVINP4		)	EVINP1	EVINP0
rw	rw	rw	rw	ı	•	rw	rw


Field	Bits	Туре	Description
EVINPx (x = 0 - 1, 4 - 7)	[1:0], rw [7:4]	rw	Interrupt Node Pointer for Event x This bit defines which SR lines becomes activated if the event x interrupt is generated.  O The line SR0 becomes activated.  The line SR1 becomes activated.
0	[3:2]	r	Reserved Returns 0 if read; should be written with 0.



Reset Value: B7<sub>H</sub>

The bit fields in register LCBR define the four MSB of the compare values (boundaries) used by the limit checking unit. The values defined in bit fields BOUND0 and BOUND1 are concatenated with either four (8-bit conversion) or six (10-bit conversion) 0s at the end to form the final value used for comparison with the converted result. For example, the reset value of BOUND1 ( $B_H$ ) will translate into  $BO_H$  for an 8-bit comparison, and  $CO_H$  for a 10-bit comparison.

LCBR Limit Check Boundary Register



Field	Bits	Туре	Description
BOUNDx	[3:0],	rw	Boundary for Limit Checking
(x = 0 - 1)	[7:4]		This bit field defines the four MSB of the compare value used by the limit checking unit. The result of the limit check is used for interrupt generation.



### **On-Chip Debug Support**

## 14 On-Chip Debug Support

The On-Chip Debug Support (OCDS) provides the basic functionality required for the software development and debugging of XC800-based systems.

The OCDS design is based on these principles:

- use the built-in debug functionality of the XC800 Core
- · add a minimum of hardware overhead
- · provide support for most of the operations by a Monitor Program
- use standard interfaces to communicate with the Host (a Debugger)

#### Features:

- Set breakpoints on instruction address and within a specified address range
- Set breakpoints on internal RAM address
- Support unlimited software breakpoints in Flash/RAM code region
- Process external breaks
- Step through the program code



### **Functional Description**

### 14.1 Functional Description

The OCDS functional blocks are shown in **Figure 14-1**. The Monitor Mode Control (MMC) block at the center of OCDS system brings together control signals and supports the overall functionality. The MMC communicates with the XC800 Core, primarily via the Debug Interface, and also receives reset and clock signals. After processing memory address and control signals from the core, the MMC provides proper access to the dedicated extra-memories: a Monitor ROM (holding the code) and a Monitor RAM (for work-data and Monitor-stack). The OCDS system is accessed through the JTAG<sup>1)</sup>, which is an interface dedicated exclusively for testing and debugging activities and is not normally used in an application. The dedicated MBC pin is used for external configuration and debugging control.

Note: All the debug functionality described here can normally be used only after XC866 has been started in OCDS mode.

Note: For more information on boot configuration options, see Chapter 7.2.3.




Figure 14-1 OCDS Block Diagram

<sup>1)</sup> The pins of the JTAG port can be assigned to either Port 0 (primary) or Ports 1 and 2 (secondary). User must set the JTAG pins (TCK and TDI) as input during connection with the OCDS system.



### **On-Chip Debug Support**

### 14.2 Debugging

The on-chip debug system functionality can be described in two parts. The first part covers the generation of Debug Events and the second part describes the Debug Actions that are taken when a debug event is generated.

- Debug events:
  - Hardware Breakpoints
  - Software Breakpoints
  - External Breaks
- Debug event actions:
  - Call the Monitor Program
  - Activate the MBC pin

The XC866 debug operation is based on close interaction between the OCDS hardware and a specialized software called the Monitor program.

### 14.2.1 Debug Events

The OCDS system recognizes a number of different debug events, which are also called breakpoints or simply breaks.

Depending on how the break events are processed in time, they can be classified into three types of breakpoints:

- · Break Before Make
  - The break happens just before the break instruction, i.e. the instruction causing the break, is executed. Therefore, the break instruction itself will be the next instruction from the user program flow but executed only after the relevant debug action has been taken.
- · Break After Make
  - The break happens immediately after the break instruction causing it has been executed. Therefore, the break instruction itself has already been executed when the relevant debug action is taken.
- Break Now
  - The events of this type are asynchronous to the code execution inside the XC866 and there is no "instruction causing the debug event" in this case. The debug action is performed by OCDS "as soon as possible" once the debug event is raised.



Debugging

### 14.2.1.1 Hardware Breakpoints

Hardware breakpoints are generated by observing certain address buses within the XC866 system. The bus relevant to the hardware breakpoint type is continuously compared against certain registers where addresses for the breakpoints have been programmed.

The hardware breakpoints can be classified under two types:

- · depending on the address bus supervised
  - Breakpoints on Instruction Address
     Program Memory Address (PROGA) is observed
  - Breakpoints on IRAM Address
     Internal Data Memory Addresses (SOURCE\_A, DESTIN\_A) are observed
- depending on the way comparison is done
  - Equal breakpoints
     Comparison is done only against one value; the break event is raised when only this value is matched.
  - Range breakpoints
     Comparison is done against two values; the break event is raised when a value observed is found belonging to the range between two programmed values (inclusively).

### **Breakpoints on Instruction Address**

These Instruction Pointer (IP) breakpoints are generated when a break address is matched for the first byte of an instruction that is going to be executed i.e., for the address within Program Memory where an instruction opcode is to be fetched from.

Note: In the cases of 2- and 3-byte instructions, the break will not be generated for addresses of the second and third instruction bytes.

If the IP breakpoints are of the Break Before Make type, the instruction at the breakpoint will be executed only after the proper debug action is taken.

The OCDS in XC866 supports both equal breakpoints and range breakpoints on Instruction address (see "Configurations of Hardware Breakpoints" on Page 14-5).

### **Breakpoints on IRAM Address**

These breakpoints are generated when a break address is matched with the address from the Internal Data Memory (IRAM), to which location an instruction performs read or write access.

The IRAM breakpoints are of the Break After Make type; the proper debug action is taken immediately after the operation to the breakpoint address is already performed.

The OCDS in XC866 supports only range breakpoints on IRAM address.



### **On-Chip Debug Support**

When the Internal Data Memory is RAM, the OCDS differentiates between a breakpoint on read and a breakpoint on write operation to this IRAM.

### **Configurations of Hardware Breakpoints**

The OCDS in XC866 allows the setting of up to 4 hardware breakpoints labeled HWBPx (x = 0 - 3) (16-bit values) in various configurations as follows:

- HWBP0
- HWBP1
  - two equal breakpoints on Instruction Address=HWBP0 and Instruction Address=HWBP1, or
  - one range breakpoint on HWBP0 <= Instruction Address <= HWBP1</p>
- HWBP2
  - one equal breakpoint on Instruction Address=HWBP2, or
  - one range breakpoint on HWBP2L <= IRAM Read Address <= HWBP2H</p>
- HWBP3
  - one equal breakpoint on Instruction Address=HWBP3, or
  - one range breakpoint on HWBP3L <= IRAM Write Address <= HWBP3H</p>

In XC866, the Program Memory address is 16-bit wide, while the Internal Data Memory addresses (both for Read and Write) are 8-bit wide. This is why the complete HWBP2 and HWBP3 values are used to generate IP breakpoints, while the low and high bytes HWBPxL and HWBPxH (x = 2 - 3) are used separately to generate IRAM breakpoints.

Setting both the values to the same address for a range breakpoint leads to generation of an equal breakpoint.

## 14.2.1.2 Software Breakpoints

These breakpoints use the XC800-specific (not 8051-standard) TRAP instruction, decoded by the core while at the same time the TRAP\_EN bit within the Extended Operation (EO) register is set to 1.

Upon fetching a TRAP instruction, a Break Before Make breakpoint is generated and the relevant Break Action is taken.

The software breakpoints are in fact similar in behavior to the equal breakpoints on Instruction address, except that they are raised by a program code instead of specialized (compare) logic.

An unlimited number of software breakpoints can be set by replacing the original instruction opcodes in the user program. However, this is possible only at addresses where a writable memory (RAM/Flash) is implemented.

Note: In order to continue user program execution after the debug event, an external Debugger must restore the original opcode at the address of the current software breakpoint.



**Debugging** 

### 14.2.1.3 External Breaks

These debug events are of the Break Now type and can be raised in two ways:

- by a request via the JTAG interface; using a special sequence, an external device connected to the JTAG can break a user program running on the XC866 and start a debug session.
- by asserting low the dedicated Monitor and BootStrap loader Control line (MBC) while the XC866 is running and this type of break is enabled; used for reaction to asynchronous events from the external world.

### 14.2.1.4 NMI-mode priority over Debug-mode

While the core is in NMI-mode (after an NMI-request has been accepted and before the RETI instruction is executed, i.e. the time during a NMI-servicing routine), certain debug functions are blocked/restricted:

- No external break is possible while the core is servicing an NMI.
   External break requested inside a NMI-servicing routine will be taken only after RETI is executed.
- A breakpoint into NMI-servicing routine is taken, but single-step is not possible afterwards.
  - If a step is requested, the servicing routine will run as coded and monitor mode will be invoked again only after a RETI is executed.

Hardware breakpoints and software breakpoints proceed as normal while CPU is in NMI-mode.

## 14.2.2 Debug Actions

In case of a debug event, the OCDS system can respond in two ways depending on the current configuration.

## 14.2.2.1 Call the Monitor Program

XC866 comes with an on-chip Monitor program, factory-stored into the non-volatile Monitor ROM (see Figure 14-1). Activating this program is the primary and basic OCDS reaction to recognized debug events.

The OCDS hardware ensures that the Monitor is always safely started, and fully independent of the current system status at the moment the debug action is taken. Also, additional interrupt requests raised meanwhile will not disturb the Monitor's functioning.

Once started, the Monitor runs with own stack- and data-work memory (see Monitor RAM in **Figure 14-1**), which guarantees that all of the core and memory resources will be found untouched when returning control back to the user program.

The functions of the XC866 Monitor include:



### **On-Chip Debug Support**

- communication with an external Debugger via the JTAG interface
- read/write access to arbitrary memory locations and Special Function Registers (SFRs), including the Instruction Pointer and password-protected bits
- configuring OCDS and setting/removing breakpoints
- executing single instruction (step-mode)

Note: Detailed descriptions of the Monitor program functionality and the JTAG communication protocol are not provided in this document.

As long as the Monitor program is running, the OCDS activates a signal to suspend the Watchdog Timer (WDT). This is to prevent system from unintentional WDT-resets while the device is in monitor mode, i.e. while the user software is not executed.

### 14.2.2.2 Activate the MBC pin

The MBC pin can be driven actively low by OCDS in reaction to debug events.

This functionality allows two alternative configurations:

- as an action additional to the Monitor program start
- as the only OCDS response while temporarily (for 4 SCLK clock cycles) suspending the core activity; this is the fastest reaction to the external world

### 14.3 Register Description

From the programmer's point of view, OCDS is represented by a total of 8 register-addresses (see Table 14-1), all located within the mapped SFR area.

Table 14-1 OCDS Directly Addressable Registers

Register Short Name	Address (mapped)	Register Full Name
MMCR	F1 <sub>H</sub>	Monitor Mode Control Register
MMSR	F2 <sub>H</sub>	Monitor Mode Status Register
MMBPCR	F3 <sub>H</sub>	Monitor Mode Breakpoints Control Register
MMICR	F4 <sub>H</sub>	Monitor Mode Interrupt Control Register
MMCR2	E9 <sub>H</sub>	Monitor Mode Control Register 2
MMDR	F5 <sub>H</sub>	Monitor Mode Data Register
HWBPSR	F6 <sub>H</sub>	Hardware Breakpoints Select Register
HWBPDR	F7 <sub>H</sub>	Hardware Breakpoints Data Register

Additionally, there are 8 Hardware Breakpoint registers, which are accessible indirectly via HWBPSR and HWBPDR (see **Table 14-2**).



### **Register Description**

Table 14-2 OCDS Indirectly Accessible Registers

Register Short Name	Register Full Name
HWBP0L	Hardware Breakpoint 0 Low Register
HWBP0H	Hardware Breakpoint 0 High Register
HWBP1L	Hardware Breakpoint 1 Low Register
HWBP1H	Hardware Breakpoint 1 High Register
HWBP2L	Hardware Breakpoint 2 Low Register
HWBP2H	Hardware Breakpoint 2 High Register
HWBP3L	Hardware Breakpoint 3 Low Register
HWBP3H	Hardware Breakpoint 3 High Register

Note: The OCDS registers are dedicated primarily to the on-chip Monitor program, and the user is strongly advised not to access them, as this can cause an unexpected behavior of the system.

The Hardware Breakpoint registers can be used for general purposes only if the XC866 is not started in OCDS mode and no external device is connected to the JTAG interface. See **Table 14-1**, **Table 14-2** and the description below.

### **HWBPSR**

Hardware Breakpoints Select Register					mapped SFR (F6 <sub>H</sub> ) Reset value: 00			
_	7	6	5	4	3	2	1	0
		0	! !	BPSEL_P		BP:	SEL	1
		r	•	W	•	r	W	<u> </u>

Field	Bits	Туре	Description	
BPSEL	[3:0]	rw	BreakPoint Register Select	
BPSEL_P	4	w	Bit Protection  0 BPSEL unchangeable  1 BPSEL can be changed	
0	[7:5]	r	Reserved Returns 0 if read; should be written with 0.	




### **On-Chip Debug Support**

Table 14-3 HWBPSR [3:0]: Selecting Hardware Breakpoint Registers

<b>BPSEL</b>	Register Selected	BPSEL	Register Selected
0xxx	Reserved	_	_
1000	HWBP0L	1001	HWBP0H
1010	HWBP1L	1011	HWBP1H
1100	HWBP2L	1101	HWBP2H
1110	HWBP3L	1111	HWBP3H

#### **HWBPDR**



Field	Bits	Туре	Description	
HWBPxx	[7:0]		Data to be written into/read from a HWBPxx register, as currently selected by HWBPSR (see Table 14-3)	

## 14.3.1 JTAG ID Register

This is a read-only register located inside the JTAG module, and is used to recognize the device(s) connected to the JTAG interface. Its content is shifted out when INSTRUCTION register contains the IDCODE command (opcode  $04_{\rm H}$ ), and the same is also true immediately after reset.

The JTAG ID register contents for the XC866 devices are given in Table 14-4.

Table 14-4 JTAG ID Summary

Device Type	Device Name	JTAG ID
Flash	XC866L-4FR	1010 0083 <sub>H</sub>
	XC866-4FR	100F 5083 <sub>H</sub>
	XC866L-2FR	1010 2083 <sub>H</sub>
	XC866-2FR	1010 1083 <sub>H</sub>
	XC866L-1FR	1013 8083 <sub>H</sub>
	XC866-1FR	1013 8083 <sub>H</sub>



### **Register Description**

Reset Value: 00<sub>H</sub>


Table 14-4 JTAG ID Summary

Device Type	Device Name	JTAG ID
ROM	XC866L-4RR	1013 9083 <sub>H</sub>
	XC866-4RR	1013 9083 <sub>H</sub>
	XC866L-2RR	1013 9083 <sub>H</sub>
	XC866-2RR	1013 9083 <sub>H</sub>

### 14.3.2 Input Select Register

Bit MODPISEL.JTAGTCKS is used to select one of the two TCK inputs and bit MODPISEL.TDIS is used to select one of the two TDI inputs.

## MODPISEL Peripheral Input Select Register



## The functions of the shaded bits are not described here

Field	Bits	Туре	Description	
JTAGTCKS	4	rw	JTAG TCK Input Select  Under TCK Input TCK_0 is selected.  JTAG TCK Input TCK_1 is selected.	
JTAGTDIS	5	rw	JTAG TDI Input Select  0 JTAG TDI Input TDI_0 is selected.  1 JTAG TDI Input TDI_1 is selected.	
0	[3:2], [7:6]	r	Reserved Returns 0 if read; should be written with 0.	



## 15 Bootstrap Loader

The XC866 includes a Bootstrap Loader (BSL) Mode that can be entered with the pin configuration during hardware reset, as shown in **Table 15-1**. The main purpose of BSL Mode is to allow easy and quick programming/erasing of the Flash and XRAM via serial interface (UART/LIN). Features supported in BSL Mode are listed in **Table 15-2**.

Table 15-1 Pin Configuration to Enter BSL Mode

MBC <sup>1)</sup>	TMS <sup>1)</sup>	With LIN	MODE / Comment
0	0	No	BSL Mode via UART; OSC/PLL non-bypassed (normal)
0	0	Yes	BSL Mode via LIN; OSC/PLL non-bypassed (normal)

<sup>1)</sup> Latched pin values

BSL Mode has three functional parts represented by the three phases described below:

- **Phase I**: Establish a serial connection and automatically synchronize to the transfer speed (baud rate) of the serial communication partner (host).
- Phase II: Perform serial communication with the host. The host controls and sends a special header information which selects one of the modes, described in Table 15-2.
- Phase III: Response to host to indicate successful/failure transfer. See Section 15.1.3

Table 15-2 Serial Communication Modes of BSL Mode

Mode	Description
<b>0</b> (00 <sub>H)</sub>	Transfer a user program from the host to XRAM (F000 <sub>H</sub> to F1FF <sub>H</sub> ) <sup>1) 3)</sup>
<b>1</b> (01 <sub>H</sub> )	Execute a user program in the XRAM at start address F000 <sub>H</sub> <sup>2)</sup>
<b>2</b> (02 <sub>H</sub> )	Transfer a user program from the host to Flash 1) 3)
<b>3</b> (03 <sub>H</sub> )	Execute a user program at start address 0000 <sub>H</sub> <sup>2)</sup>
<b>4</b> (04 <sub>H</sub> )	Erase sector(s) of Flash 1) 3)
<b>6</b> (06 <sub>H</sub> )	Flash Protection Mode enabling/disabling scheme <sup>2)</sup>
<b>8</b> (08 <sub>H)</sub>	Transfer a user program from the host to XRAM (F000 <sub>H</sub> to F1FF <sub>H</sub> ) <sup>1) 3) 4)</sup>
<b>9</b> (09 <sub>H</sub> )	Execute a user program in the XRAM at start address F000 <sub>H</sub> <sup>2) 4)</sup>
<b>F</b> (0F <sub>H</sub> )	Enter OCDS UART Mode <sup>3)5)</sup>

<sup>1)</sup> The microcontroller would return to the beginning of Phase I/II and wait for the next command from the host

<sup>2)</sup> BSL Mode is exited and the serial communication is not established.

<sup>3)</sup> for XC866-1FR device and ROM devices, this BSL Mode is not accessible when the Flash is protected.

<sup>4)</sup> Mode 8 and Mode 9 are supported in BSL Mode via LIN only. It is the similar to Mode 0 and Mode 1.

<sup>5)</sup> OCDS UART function is supported in BSL Mode via UART only



Basic serial communication protocol such as transfer block structure and the various response code to host for both BSL Mode via UART and LIN are described in **Section 15.1** while implementation details of BSL Mode via both UART and LIN protocols will be covered in **Section 15.2** and **Section 15.3** respectively.

### 15.1 Communication Protocol

Once baud rate is established, the host sends a block of information to the microcontroller to select the desired mode. All blocks follow the specified block structure as shown in **Section 15.1.1** for UART and **Section 15.1.2** for LIN. The microcontroller respond to host by sending specific response code as shown in **Section 15.1.3**.

### 15.1.1 UART Transfer Block Structure

A UART transfer block consists of three parts:

Block Type	Data Area	Checksum
(1 byte)	(XX byte)	(1 byte)

- **Block Type**: the type of block, which determines how the data area is interpreted. Implemented block types are:
  - **00<sub>H</sub>** type "**HEADER**"

Header Block has a fixed length of 8 bytes. Special information is contained in the data area of the Header Block, which is used to select different modes.

01<sub>H</sub> type "DATA"

Data Block is used in Mode 0 and Mode 2 to transfer a portion of program code. The program code is in the data area of the Data Block.<sup>1)</sup>

02<sub>H</sub> type "<u>END OF TRANSMISSION</u>" (EOT)

EOT Block is the last block in data transmission in Mode 0 and Mode 2. The last program code to be transferred is in the data area of the EOT Block.<sup>1)</sup>

- Data Area: Data size is 6 bytes for Header Block and cannot exceed 96 bytes for both Data and EOT Blocks.<sup>2)</sup>
- **Checksum**: the XOR checksum of the block type and data area sent by the host. BSL routine calculates the checksum of the received bytes (block type and data area) and compares it with received checksum.

<sup>1)</sup> The length of Data and EOT Blocks is defined as Block\_Length in the Header Block.

<sup>&</sup>lt;sup>2)</sup> The minimum length of data area is 32 bytes for Mode 2, and is in multiples of 32 since Flash is written by wordline (32 bytes) each time. Thus the length of data area for Mode 2 will be 32, 64 or 96 bytes. If there is less than one wordline to be programmed to Flash, the host needs to fill up vacancies with 00<sub>H</sub> and transfer Flash data in length of 32, 64 and 96 bytes.



### 15.1.2 LIN Transfer Block Structure

A LIN transfer block, 9 bytes long (fixed), consists of four parts:

NAD	Block Type	Data Area	Checksum
(1 byte)	(1 byte)	(6 bytes)	(1 byte)

 NAD: Node Address for Diagnostic, which specifies the address of the active slave node

01<sub>H</sub> to 7E<sub>H</sub>: Valid Slave Address 80<sub>H</sub> to 0FF<sub>H</sub>: Valid Slave Address

7F<sub>H</sub>: Broadcast Address (For Master nodes to all Slave nodes)
 00<sub>H</sub>: Invalid Slave Address (Reserved for go-to-sleep-command)

• **Block Type**: The type of block, which determines how the data area is interpreted. See **Section 15.1.1**.

00<sub>H</sub> "HEADER" type 01<sub>H</sub> "DATA" type

02<sub>H</sub> "END OF TRANSMISSION (EOT)" type

- **Data Area**: Fixed size of 6 bytes which represent the data of the block. For Header Block, one byte will indicate the Mode selected and 5 bytes for Mode data. For Data and EOT Blocks, data area consists of the program code.
- **Checksum**: The Programming Checksum or LIN Checksum contains the non-inverted or inverted eight bit sum with carry<sup>1)</sup> over NAD, Block Type and Data Area.

Diagnostic LIN frame always uses classic checksum where checksum calculation is over the data bytes only. It is used for communication with LIN 1.3 slaves. The Classic Checksum contains the inverted eight bit sum with carry over all data bytes.

A non-LIN standard checksum, also known as Programming Checksum, is implemented to differentiate an XC866L Programming LIN frame from a normal LIN frame and to allow other slaves (non-Programming), which are on the LIN bus to ignore this Programming frame. XC866L supports both the LIN Classic Checksum and Programming Checksum where Programming Checksum contains the eight bit sum with carry over all 8 data bytes.

<sup>1)</sup> Eight bit sum with carry equivalent to sum all values and subtract 255 every time the sum is greater or equal to 256 (which is not the same as modulo-255 or modulo-256).



An illustration on the Programming Checksum and LIN Checksum calculation is provided in **Table 15-3** for data of  $4A_H$ ,  $55_H$ ,  $93_H$  and  $E5_H$ .

Table 15-3 LIN Frame - Programming Checksum

Addition of data	HEX	Result	CARRY	Addition with CARRY
4A <sub>H</sub>	4A <sub>H</sub>	4A <sub>H</sub>	0	4A <sub>H</sub>
$(4A_{H}) + 55_{H}$	9F <sub>H</sub>	9F <sub>H</sub>	0	9F <sub>H</sub>
(9F <sub>H</sub> ) + <b>93</b> <sub>H</sub>	0132 <sub>H</sub>	32 <sub>H</sub>	1	33 <sub>H</sub>
$(33_{H}) + E5_{H}$	0118 <sub>H</sub>	18 <sub>H</sub>	1	19 <sub>H</sub>

The Programming Checksum is 19<sub>H</sub>. An inversion of the Programming Checksum yields the standard LIN Checksum (Classic Checksum (i.e., E6<sub>H</sub>)).

Both Programming and LIN Checksum are supported and indicated in respective modes.

### 15.1.3 Response Code to the Host

The microcontroller would let the host know whether a block has been successfully received by sending out a response code as shown in **Table 15-4**.

Table 15-4 Type of Response Code

Communication Status	Response Code to the Host
Successful	55 <sub>H</sub>
Block Type Error	0FF <sub>H</sub>
Checksum Error	0FE <sub>H</sub>
Protection Error	0FD <sub>H</sub>

If a block is received correctly, an Acknowledge Code ( $55_H$ ) is sent. In case of failure, it may be a wrong block type error or checksum error. Block type error is caused by two conditions; (i) The microcontroller receives a block type other than the implemented ones; (ii) The microcontroller receives the transfer blocks in wrong sequence. In both error cases, the BSL routine awaits the actual block from the host again.

When program and erase operations of Flash are restricted due to Flash Protection Mode 0 or 1 being enabled, protection error code will be sent to the host. This will indicate that Flash is protected, and hence, it cannot be programmed or erased. In this error case, the BSL routine will wait for the next header block from the host again.



# 15.2 Bootstrap Loader via UART

Upon entering UART BSL<sup>1)</sup>, a serial connection is established and the transfer speed (baud rate) of the serial communication partner (host) is automatically synchronized in the following steps:

STEP 1: Initialize serial interface for reception and timer for baud rate measurement

STEP 2: Wait for test byte (80<sub>H</sub>) from host

STEP 3: Synchronize the baud rate to the host

STEP 4: Send Acknowledge byte (55<sub>H</sub>) to the host

STEP 5: Enter Phase II

Baud rate is established once in the beginning of UART BSL. Until next hardware reset, subsequent communication between host and the microcontroller will follow this baud rate.

The serial port of the microcontroller is set to Mode 1 (8-bit UART, variable baud rate), while Timer 2 is configured to auto-reload mode (16-bit timer) for baud rate measurement. The PC host sends test byte ( $80_H$ ) to start the synchronization flow. The timer is started on reception of the start bit (0) and stopped on reception of the last bit of the test byte (1). Then the UART BSL routine calculates the actual baud rate, sets the PRE and BG values and activates Baud Rate Generator. When the synchronization is done, the microcontroller sends back the Acknowledge byte ( $55_H$ ) to the host. The baud rate supported ranges from 1200 Baud to 19200 Baud.

If the synchronization fails, the Acknowledge code from the microcontroller cannot be received correctly by the host. In this case, on the host side, the host software may display a message to the user, e.g., requesting the user to repeat the synchronization procedure, see **Section 15.1.3** for Response code.

On the microcontroller side, the UART BSL routine cannot determine whether the synchronization is correct or not. It always enters Phase II after sending the acknowledge byte. Therefore, if synchronization fails, a reset of the microcontroller has to be invoked, to restart the microcontroller for a new synchronization attempt.

#### 15.2.1 Communication Structure

There are two types of transfer flow of the Header Block, Data Block, EOT Block, and the Response Code, as shown in **Figure 15-1**. One is adopted by Mode 0 and Mode 2, while the other is adopted by the rest of the modes. Data and EOT Blocks are transferred only in Mode 0 and 2.

<sup>1)</sup> BSL Mode via UART is referred as UART BSL in the subsequent sections, unless specified otherwise.






Figure 15-1 Communication Structure of the UART BSL Modes

#### 15.2.2 The Selection of Modes

When UART BSL routine enters Phase II, it first awaits for an 8-byte Header Block, from the host which contains the information for the selection of the modes, as shown below.

Block Type	D	Checksum	
<b>00</b> <sub>H</sub>	Mode	Mode Data	(1 byte)
(Header Block)	(1 byte)	(5 bytes)	

#### Description:

- 00<sub>H</sub>: The block type, which marks the block as a Header Block
- Mode: The mode to be selected. Mode 0 6 are supported. See Table 15-2
- Mode Data: Five bytes of special information to activate corresponding mode.
- Checksum: The checksum of the header block. XOR of all 7 bytes.



#### 15.2.2.1 The Activation of Modes 0 and 2

Mode 0 and Mode 2 are used to transfer a user program from the host to the XRAM and Flash of the microcontroller respectively. The header block has the following structure:

#### The Header Block

00 <sub>H</sub>	00 <sub>H/</sub>		Checksum			
(Header Block)	<b>02<sub>H</sub></b> (Mode 0/	Start Addr High	Start Addr Low	Block_ Length	Not used	
	2)	(1 byte)	(1 byte)	(1 byte)	(2 bytes)	

#### Mode Data Description:

**Start Addr High, Low**: 16-bit Start Address, which determines where to copy the received program code in the XRAM/Flash<sup>1)</sup>

**Block\_Length**: The whole length (block type, data area and checksum) of the following Data or EOT Blocks.<sup>2) 3)</sup>

**Not used**: 2 bytes, these bytes are not used and will be ignored in Mode 0/2.

Note: For XC866-1FR device and ROM devices, Mode 0 and Mode 2 are not accessible when the Flash is protected. The microcontroller will return a protection error and then return to the beginning of Phase II and wait for the next command from the host.

After the header block is successfully received, the microcontroller enters Mode 0/2, during which the program code is transmitted from the host to the microcontroller by Data Block and EOT Block, which are described below.

#### The Data Block

01 <sub>H</sub> (Data Block)	Program Code	Checksum
(1 byte)	(( <b>Block_Length</b> -2) byte)	(1 byte)

#### Description:

**Program Code**: The program code has a length of (**Block\_Length-2**) byte, where the Block Length is provided in the previous Header Block.

<sup>&</sup>lt;sup>1)</sup> Flash address must be aligned to the wordline address, where DPL is  $00_{H}/20_{H}/40_{H}/60_{H}/80_{H}/A0_{H}/C0_{H}/E0_{H}$ . If the data starts in a non-wordline address, PC Host needs to fill up the beginning vacancies with  $00_{H}$  and provide the start address of that wordline address.

When the Block\_Length is defined in Header Block, the subsequent Data or EOT Block must be of this length. To redefine the Block Length, it must be accompanied by a new Header Block.

<sup>3)</sup> The minimum and maximum Block\_Length is 34 bytes and 99 bytes respectively for Mode 2, since Flash is written by wordline (32 bytes) each time.



Note: No empty Data Block is allowed.

#### The EOT Block

02 <sub>H</sub> (EOT Block)	Last_Codelength	Program Code	Not Used	Checksum
(1 byte)	(1 byte)			(1 byte)

#### Description:

**Last\_Codelength**: This byte indicates the length of the program code in this EOT Block.

**Program Code**: The last program code to be sent to the microcontroller

**Not used**: The length is (**Block\_Length-**3-**Last\_Codelength**). These bytes are not used and they can be set to any value.

# 15.2.2.2 The Activation of Modes 1, 3 and F

Mode 1 and 3 are used to execute a user program in the XRAM/Flash of the microcontroller at  $0F000_H$  and  $0000_H$  respectively, while Mode F is used to enter OCDS UART Mode. The header block has the following structure:

#### The Header Block

• •	01 <sub>H</sub> / 03 <sub>H</sub> / 0F <sub>H</sub>		Checksum
(Header Block)	(Mode 1 / 3 / F)	Not used (5 bytes)	

#### Mode Data Description:

Not used: The five bytes are not used and will be ignored in Mode 1/3/F.

For Modes 1, 3 and F, the header block is the only transfer block to be sent by the host, no further serial communication is necessary. The microcontroller will then exit the BSL Mode and jump to the XRAM address at 0F000H (Mode 1), jump to Flash address at 0000H (Mode 3) and/or start to communicate with the OCDS UART debugger (Mode F).

Note: For XC866-1FR device and ROM devices, Mode F is not accessible when the Flash is protected. The microcontroller will return a protection error and then return to the beginning of Phase II and wait for the next command from the host.



#### 15.2.2.3 The Activation of Mode 4

Mode 4 is used to erase sector(s) 0 to 2/9 of D-Flash and P-Flash banks. The header block for this mode has the following structure:

#### The Header Block

00 <sub>H</sub>	04 <sub>H</sub>		Mode Data (5 bytes)					
`	(Mode 4)	Sector_	Sector_	Sector_	Sector	Sector		
Block)		P-FL0	P-FL1	P-FL2	L_D-FL	H_D-FL		

#### Mode Data Description:

**Sector\_P-FL0**<sup>1)</sup>: The sectors 0 to 2 of P-Flash Bank 0 are represented by bits 0 to 2<sup>2)</sup>. E.g. A Sector P-FL0 byte of 03<sub>H</sub> selects sectors 0 and 1 of P-Flash Bank 0 for erase.

**Sector\_P-FL1**<sup>1)</sup>: The sectors 0 to 2 of P-Flash Bank 1 are represented by bits 0 to 2<sup>2)</sup>. E.g. A Sector\_P-FL1 byte of 07<sub>H</sub> selects sectors 0, 1 and 2 of P-Flash Bank 1 for erase.

**Sector\_P-FL2**<sup>1)</sup>: The sectors 0 to 2 of P-Flash Bank 2 are represented by bits 0 to 2<sup>2)</sup>. E.g. A Sector P-FL2 byte of 05<sub>H</sub> selects sectors 0 and 2 of P-Flash Bank 2 for erase.

**SectorL\_D-FL**: The sectors 0 to 7 of D-Flash Bank are represented by bits 0 to  $7^{2}$ . E.g. SectorL\_D-FL byte of  $12_H$  selects sectors 1 and 4 of D-Flash Bank for erase.

**SectorH\_D-FL**<sup>3)</sup>: The sectors 8 to 9 of D-Flash Bank are represented by bits 0 to 1<sup>2)</sup>. E.g. A SectorH\_D-FL byte of 01<sub>H</sub> selects sector 8 of D-Flash Bank for erase.

Thus sectors of different Flash Banks can be erased at one time.

Note: Unwanted/unselected bits should be cleared to 0.

Note: When Flash is protected, it cannot be erased. Erase operation will fail if user tries to erase a protected and an unprotected sectors together. For Flash Protection Mode 0, D-Flash bank can be erased without setting the MISC\_CON.DFLASHEN bit as it is taken care by BSL routine.

Note: For XC866-1FR device and ROM devices, Mode 4 is not accessible when the Flash is protected. The microcontroller will return a protection error and then return to the beginning of Phase II and wait for the next command from the host.

<sup>1)</sup> Bits 3 to 7 must be cleared to 0.

<sup>2)</sup> When the bit contains a 1, the corresponding sector is selected

<sup>3)</sup> Bits 2 to 7 must be cleared to 0.



#### 15.2.2.4 The Activation of Mode 6

Mode 6 is used to enable or disable the Flash Protection Mode via the given user-password. The header block for this mode has the following structure:

#### The Header Block

00 <sub>H</sub>	06 <sub>H</sub>	Mod	e Data (5 bytes)	Checksum
(Header Block)	(Mode 6)	User-Password	Not used	
2.3011)		(1 byte)	(4 bytes)	

#### Mode Data Description:

**User-Password:** This byte is given by user to enable or disable Flash Protection Mode and it is a **non-zero** value.

**Not used**: The four bytes are not used and will be ignored in Mode 6.

In Mode 6, the header block is the only transfer block to be sent by the host. This mode is used when user wants to (i) Enable the Flash Protection Mode; (ii) Disable the Flash Protection Mode.

When Flash is not protected yet, the microcontroller will enable the Flash Protection Mode based on the user-password. This Flash Protection Mode will be activated at the next power-up or hardware reset and microcontroller identifies this user-password as the program-password for future operations.

When Flash is already protected, the microcontroller will deactivate the Flash Protection Mode if the user-password byte matches the program-password. **Protected Flash Bank(s) or Sector(s) will be erased** and the program-password is reset. At the next power-up or hardware reset, the Flash Protection Mode will not be activated. For different XC866 devices, the user password definition is different, see **Table 15-5** and **Table 15-6**.

Note: User must ensure a stable power supply when using this mode. The microcontroller may be destroyed if the power is suddenly cut off when enabling or disabling Flash Protection Mode.



Table 15-5 User-Password for XC866-2FR and XC866-4FR devices

PASSWORD	Type of Protection	Flash Banks to Erase when Unprotected
1XXXXXXX <sub>B</sub>	Flash Protection Mode 1	All Banks
0XXXXXXX <sub>B</sub>	Flash Protection Mode 0	P-Flash Bank

Table 15-6 User-Password for XC866-1FR device and ROM Devices

PASSWORD	Type of Protection (Applicable to the whole Flash)	Sectors to Erase when Unprotected	Comments
1XXXXXXX <sub>B</sub>	Read/Program/ Erase	All Sectors	Compatible to Protection mode 1
00001XXX <sub>B</sub>	Erase	Sector 0	
00010XXX <sub>B</sub>	Erase	Sector 0 and 1	
00011XXX <sub>B</sub>	Erase	Sector 0 to 2	
00100XXX <sub>B</sub>	Erase	Sector 0 to 3	
00101XXX <sub>B</sub>	Erase	Sector 0 to 4	
00110XXX <sub>B</sub>	Erase	Sector 0 to 5	
00111XXX <sub>B</sub>	Erase	Sector 0 to 6	
01000XXX <sub>B</sub>	Erase	Sector 0 to 7	
01001XXX <sub>B</sub>	Erase	Sector 0 to 8	
01010XXX <sub>B</sub>	Erase	All Sectors	
Others	Erase	None	



## 15.3 Bootstrap Loader via LIN

Standard LIN protocol can support a maximum baud rate of 20 kHz. However, the XC866L device has an enhanced feature which supports a baud rate of up to 115.2 kHz. LIN BSL<sup>1)</sup> is implemented to support the baud rate of 20 kHz and below using standard LIN protocol, while Fast LIN BSL is introduced to support the baud rate of 20 kHz to 115.2 kHz via a single-wire UART using UART protocol. See Section 15.3.4.

LIN BSL supports Fast Programming through Mode 0, Mode 2 or Mode 8 with the selection of Fast Programming Option. Refer to **Section 15.3.2.1** for more details.

#### Features of LIN BSL are:

- 1. Re-synchronization of the transfer speed (baud rate) of the communication partner upon receiving every LIN frame
- 2. Use of Diagnostic Frame (Master Request and Slave Response)
- 3. NAD preloaded by user in Flash/ROM and the default broadcast NAD
- 4. No\_Activity\_Cnt preloaded by user in Flash/ROM (0 ms 55 ms) before jumping to User Mode
- 5. Save LIN Frame (Non-programming on the first instance before any programming frame) into XRAM and jump to User Mode
- 6. Programming and LIN Checksum supported
- 7. Fast LIN BSL using UART BSL protocol on single-wire UART (LIN)

Re-synchronization and setup of baud rate (Phase I) are always performed prior to the entry of Phase II and III. Thus different baud rates can be supported. Phase II is entered when its Master Request Header is received, otherwise Phase III is entered (Slave Response Header). The Master Request Header has a Protected ID of  $3C_H$  while the Slave Response Header has a Protected ID of  $7D_H$ . The microcontroller responds to the host only after a Slave Response Header is received. The Command and Response LIN frames are identified as Diagnostic LIN frame which has a standard 8 data byte structure.

Upon entering LIN BSL, a connection is established and the transfer speed (baud rate) of the serial communication partner (host) is automatically synchronized in the following steps:

- STEP 1: Initialize interface for reception and timer for baud rate measurement
- STEP 2: Wait for an incoming LIN frame from the host
- STEP 3: Synchronize the baud rate to the host
- STEP 4: Enter Phase II (for Master Request Frame) or Phase III (for Slave Response Frame)

<sup>1)</sup> BSL Mode via LIN is also known as LIN BSL in this section.



Note: Re-synchronization and setup of baud rate are always done for **every** Master Request Header or Slave Response Header LIN frame.

A Header LIN frame consists of the:

- Synch (SYN) Break (13 bit times low)
- Synch (SYN) byte (55<sub>H</sub>)
- Protected Identifier (ID) field (3C<sub>H</sub> or 7D<sub>H</sub>)

The Break is used to indicate the beginning of a new frame and it must be at least 13 bits of dominant value. When a negative transition is detected at pin T2EX at the beginning of Break, the Timer 2 External Start Enable bit (T2MOD.T2RHEN) is set. This will then automatically start Timer 2 at the next negative transition of pin T2EX. Finally, the End of SYN Byte Flag (FDCON.EOFSYN) is polled. When this flag is set, Timer 2 is stopped. The time taken for the transfer (8 bits) is captured in the T2 Reload/Capture register (RC2H/L). Then the LIN BSL routine calculates the actual baud rate, sets the PRE and BG values and activates the Baud Rate Generator. The baud rate detection for LIN is shown in Figure 15-2.




Figure 15-2 LIN Auto Baud Rate Detection for Header LIN Frame

There is a time-out of 35 ms for every baud rate detection. If the End of SYN Byte Flag is not set within 35 ms when T2 automatically starts, the microcontroller will restart the baud rate detection where the first negative transition will be detected.

#### 15.3.1 Communication Structure

The transfer between the PC host and the microcontroller for the 3 phases is shown in Figure 15-3 while Figure 15-4 shows the Master Request Header, Slave Response Header, Command and Response LIN frames.






Figure 15-3 LIN BSL - Phases I, II and III




Figure 15-4 LIN BSL Frames



For all modes' entry, the Master Request Header is transmitted from host to microcontroller, followed by the command, which is the Header Block. The Slave Response Header is transmitted to check the status of the operation. For Mode 0, 2 and 8, after every Data Block, there is no need for a Slave Response Header. The microcontroller supports multiple Data Block transfers (up to 256 Data Blocks) without sending a Slave Response Header, which saves on the overhead. As the commands are sent after one another without waiting for any status indication, a certain delay is required as shown in **Figure 15-5** to ensure sufficient time is provided for microcontroller to execute the operations desired.




Figure 15-5 Communication Structure of the LIN BSL Modes



#### 15.3.2 The Selection of Modes

When the LIN BSL routine enters Phase II, it first awaits for a 9-byte Header Block, from the host which contains the information for the selection of the modes, as shown below.

NAD	Block Type	Data Area		Checksum
(1 byte)	<b>00<sub>H</sub></b> (Header Block)	<b>Mode</b> (1 byte)	Mode Data (5 bytes)	(1 byte)

#### Description:

- NAD: Node Address for Diagnostic. See Section 15.3.6
- 00<sub>H</sub>: The block type, which marks the block as a Header Block
- **Mode**: The mode to be selected. Mode 0, 1, 2, 3, 4, 6, 8 and 9 are supported. See Table 15-2.
- Mode Data: Five bytes of special information to activate corresponding mode.
- Checksum: The Programming Checksum or LIN Checksum of the header block. See Section 15.1.2

Note: Mode 8 and Mode 9 support LIN Checksum while Mode 0 - 6 support Programming Checksum.

# 15.3.2.1 The Activation of Modes 0, 2 and 8

Mode 0, as well as Mode 8, and Mode 2 are used to transfer a user program from the host to the XRAM and Flash of the microcontroller respectively. The header block has the following structure:

#### The Header Block

		00 <sub>H</sub> /		Mode Data				
NAD (1 byte)	<b>00<sub>H</sub></b> (Header Block)	<b>02<sub>H</sub>/ 08<sub>H</sub></b> (Mode	Start Addr High	Start Addr Low	No. of Data Blocks	Not used	Fast_ Prog	Checksum (1 byte)
		0/2/8)	(1 byte)	(1 byte)	(1 byte)	(1 byte)	(1 byte)	

#### Mode Data Description:

**Start Addr High, Low**: 16-bit Start Address, which determines where to copy the received program code in the XRAM/Flash<sup>1)</sup>

<sup>1)</sup> Flash address must be aligned to the wordline address, where DPL is  $00_{H}/20_{H}/40_{H}/60_{H}/80_{H}/A0_{H}/C0_{H}/E0_{H}$ . If the data starts in a non-wordline address, PC Host needs to fill up the beginning vacancies with  $00_{H}$  and provide the start address of that wordline address



**No. of Data Blocks**: Total number of Data Blocks to be sent, maximum 256 (0FF<sub>H</sub>). To be verified when EOT Block is received. If number does not match, microcontroller will send a block-type error. PC Host will then have to re-send the whole series of blocks (Header, Data and EOT Blocks).

**Not used**: This byte are not used and will be ignored in Mode 0/2/8.

Fast\_Prog: Indication byte to enter Fast LIN BSL

- 01<sub>H</sub>: Enter Fast LIN BSL
- Other values: Ignored. Fast LIN BSL is not entered.

Note: The **Block-Length** used in UART BSL is not implemented here, as a Diagnostic LIN frame has a standard 8 data bytes structure, followed by the checksum. Instead it is replaced by **No. of Data Blocks** field.

Note: For XC866-1FR device and ROM devices, Mode 0, Mode 2 and Mode 8 are not accessible when the Flash is protected. The microcontroller will return a protection error and then wait for the next command from the host.

When this Command LIN frame (Header Block) is used for entering Fast LIN BSL, no other Master Request Header and Command LIN frames (for Data Block or EOT Block) should be received. Instead, the microcontroller will receive a Slave Response Header LIN frame and send a Response LIN frame to acknowledge receiving correct header block to enter Fast LIN BSL where UART BSL protocol is used. See Section 15.3.4.

On successfully receipt of the Header Block, the microcontroller enters Mode 0/2/8, whereby the program code is transmitted from the host to the microcontroller by Data Block and EOT Block, which are described below.

#### The Data Block

NAD	Data Block	Program Code	Checksum
(1 byte)	01 <sub>H</sub>	(6 bytes)	(1 byte)

#### Description:

**Program Code**: The program code has a fixed length of 6 bytes per Data Block.

Note: No empty Data Block is allowed.



#### The EOT Block

NAD	EOT	Last_	Program	Not Used	Checksum
(1 byte)	Block	Codelength	Code		(1 byte)
	02 <sub>H</sub>	(1 byte)			

### Description:

**Last\_Codelength:** This byte indicates the length of the program code in this EOT Block.

**Program Code:** The last program code (valid data) to be sent to the microcontroller.

**Not used**: The length is (LIN\_Block\_Length<sup>1)</sup>-4-**Last\_Codelength**). These bytes are not used and they can be set to any value.

Internally, the microcontroller will transfer the valid data (6 bytes) of the Data Block into a buffer, and count the number of data bytes received. If 96 bytes (maximum size of the buffer) are counted, the microcontroller will then program the 96 bytes data. Hence, a delay need to be inserted after 96 bytes or 16 Data Blocks are transmitted to allow programming of Flash/XRAM since there is no ready status indicated, unlike UART BSL. If an EOT Block is received before 96 bytes are counted, then the remaining data bytes stored in the buffer are programmed.

# 15.3.2.2 The Activation of Modes 1, 3 and 9

Mode 1, as well as Mode 9, and Mode 3 are used to execute a user program in the XRAM/Flash of the microcontroller at  $0F000_H$  and  $0000_H$  respectively. The header block for this mode has the following structure:

#### The Header Block

NAD	00 <sub>H</sub>	01 <sub>H</sub> /03 <sub>H</sub> /09 <sub>H</sub>	Mode Data	Checksum
(1 byte)	(Header Block)	(Mode 1 / 3 / 9)	Not used (5 bytes)	(1 byte)

#### Mode Data Description:

**Not used**: The five bytes are not used and will be ignored in Mode 1/3/9.

For Modes 1, 3 and 9, the Header Block is the only transfer block to be sent by the host followed by a Slave Response Header. The microcontroller will send a Response block (Acknowledgement code,  $55_{\rm H}$ ), exit the LIN BSL and jump to the XRAM address at  $0F000_{\rm H}$  (Mode 1 and Mode 9) or jump to Flash address at  $0000_{\rm H}$  (Mode 3) respectively.

<sup>1)</sup> LIN Block\_Length is 9 bytes always, including a NAD and a checksum.



#### 15.3.2.3 The Activation of Mode 4

Mode 4 is used to erase sector(s) 0 to 2/9 of D-Flash and P-Flash banks. The header block for this mode has the following structure:

#### The Header Block

NAD	00 <sub>H</sub>	04 <sub>H</sub>		Mode Data (5 bytes)				
(1 byte)	(Header Block)	(Mode 4)					Sector	(1 byte)
	,		P-FLU	P-FL1	P-FL2	L_D-FL	H_D-FL	

Mode Data description can be referred at **Section 15.2.2.3**.

Note: For XC866-1FR device and ROM devices, Mode 4 is not accessible when the Flash is protected. The microcontroller will return a protection error and then wait for the next command from the host.

### 15.3.2.4 The Activation of Mode 6

Mode 6 is used to enable or disable the Flash Protection Mode via the given user-password. The header block for this mode has the following structure:

#### The Header Block

NAD	00 <sub>H</sub>	06 <sub>H</sub>		Mode Data	Checksum
(1 byte)	(Header Block)	(Mode 6)	User- Password (1 byte)	Not used (4 bytes)	(1 byte)

Mode Data description can be referred at **Section 15.2.2.4**.

# 15.3.3 LIN Response Protocol to the Host

The microcontroller replies with a Response Block indicating its status when the host sends a Slave Response Header LIN frame. A Response transfer block, 9 bytes long (fixed), consists of four parts:

NAD	Response	Not Used	Checksum
(1 byte)	(1 byte)	(6 bytes)	(1 byte)



- NAD: Node Address for Diagnostic, which specifies the address of the active slave node. See Section 15.3.6
- Response: Acknowledgement or Error Status indication byte. See Section 15.1.3
- Not Used: These 6 bytes are ignored and are set to 00<sub>H</sub>
- Checksum: The LIN Checksum<sup>1)</sup> contains the eight bit sum with carry over NAD, Response and Not Used. All responses will adopt LIN Checksum regardless of modes

#### 15.3.4 Fast LIN BSL

The XC866L has an enhanced feature (Fast LIN BSL) which supports baud rate up to 115.2 kHz, which is higher than the standard LIN baud rate of 20 kHz. This mode is very useful, especially during back-end programming, where faster programming time is desirable.

Fast LIN BSL is entered when the last byte of the Mode Data of Command LIN frame is 01<sub>H</sub> (header block for LIN Modes 0, 2 and 8). See Section 15.3.2.1. When Fast LIN BSL Master Request Header and Command LIN frames are received, the microcontroller will wait for the Slave Response Header LIN frame before sending back the Response LIN frame. The host will then send the header block using BSL UART protocol at the calculated high baud rate. See Figure 15-6. Microcontroller will stay at Fast LIN BSL, and the communication structure and selection of modes will be like BSL Mode via UART as shown in Section 15.2.1 and Section 15.2.2.

<sup>1)</sup> See **Section 15.1.2** 






Figure 15-6 Fast LIN BSL Frames

#### 15.3.5 After-Reset Conditions

When the one or more parameters of the transfer block are invalid, different procedures are carried out. This also depends on whether the invalid frame is a first frame to be received. **Table 15-7** list the different scenarios in relation to the first frame, Protected ID, Checksum (LIN or Programming), block type and modes.

Table 15-7 LIN BSL After-Reset Conditions

First Frame	ID	Check sum	NAD	Block Type (Header only)	Mode	Action
Yes	Invalid	Don't care	Don't care	Don't care	Don't care	Save LIN message to XRAM and jump to Flash 0000 <sub>H</sub> <sup>1)</sup> .
No	Invalid	Don't care	Don't care	Don't care	Don't care	Message is ignored. Wait for next frame.
Yes	7D <sub>H</sub>	N.A.	N.A.	N.A.	N.A.	Save LIN message to XRAM and jump to Flash 0000 <sub>H</sub> <sup>1)</sup>



Table 15-7 LIN BSL After-Reset Conditions (cont'd)

First Frame	ID	Check sum	NAD	Block Type (Header only)	Mode	Action
No	7D <sub>H</sub>	N.A.	N.A.	N.A.	N.A.	Reply if there is a previous valid Master Request (Command Frame) else wait for next frame
Yes	3C <sub>H</sub>	LIN	Don't care	Invalid	Don't care	Save LIN message to XRAM and jump to Flash 0000 <sub>H</sub> <sup>1)</sup>
Yes	3C <sub>H</sub>	LIN	Don't care	Valid	Invalid 2)	Save LIN message to XRAM and jump to Flash 0000 <sub>H</sub> <sup>1)</sup>
Yes	3C <sub>H</sub>	LIN	Valid	Valid	Valid <sup>2)</sup>	Execute command
Yes	3C <sub>H</sub>	LIN	Invalid	Valid	Valid <sup>2)</sup>	Message is ignored. Wait for next frame.
Yes	3C <sub>H</sub>	Prog	Invalid	Don't care	Don't care	Message is ignored. Wait for next frame.
Yes	3C <sub>H</sub>	Prog	Valid	Invalid	Invalid 3)	Error flag is triggered. Wait for Response frame to reflect error
Yes	3C <sub>H</sub>	Prog	Valid	Valid	Invalid 3)	Error flag is triggered. Wait for Response frame to reflect error
Yes	3C <sub>H</sub>	Prog	Valid	Invalid	Valid <sup>3)</sup>	Error flag is triggered. Wait for Response frame to reflect error
Yes	3C <sub>H</sub>	Prog	Valid	Valid	Valid <sup>3)</sup>	Execute command
Yes	3C <sub>H</sub>	Invalid	Don't care	Don't care	Don't care	Save LIN message to XRAM and jump to Flash 0000 <sub>H</sub> <sup>1)</sup>

 $<sup>^{1)}</sup>$  If Flash content at  $0000_{\rm H}$  is  $00_{\rm H}$ , it will stay in BootROM. Otherwise, it will jump to Flash  $0000_{\rm H}$ . If Flash is protected, then it will jump to  $0000_{\rm H}$ .

<sup>&</sup>lt;sup>2)</sup> Valid modes for LIN Checksum are Mode 8 and Mode 9. Other modes are considered invalid.

<sup>3)</sup> Valid modes for Programming Checksum are Mode 0 - 6. Other modes are considered invalid.



#### 15.3.6 User Defined Parameters for LIN BSL

There are 2 programmable values that are used in LIN BSL. These parameters are specified by the user:

- No\_Activity\_Cnt: Number of delay<sup>1)</sup> (multiplication of 5 ms) before jumping to User Mode
- NAD: Node Address for Diagnostic, which specifies the address of the active slave node

For XC866L-4FR and XC866L-4RR devices, definition of the user-defined parameters make use of the address range **2FF7**<sub>H</sub> - **2FFF**<sub>H</sub>. For XC866L-1FR device, the Flash address range **0FF7**<sub>H</sub> - **0FFF**<sub>H</sub> will be used instead.

Note:  $0FF7_H$ - $0FFF_H$  is also mapped to  $AFF7_H$ - $AFFF_H$ , refer to Chapter 4.1.

In order to ensure the validity of the 2 parameters, the inverted values are needed to be programmed together with the actual values. A check is done to verify if data is valid. Addition of the inverted value, actual value and 01<sub>H</sub> should give 00<sub>H</sub>. **Table 15-8** shows the addresses, criteria/range and the default value of these user defined parameters.

Table 15-8 User Defined Parameters

XC866L-4FR/ XC866L-4RR Address	XC866L-1FR Address	User Defined Value	Criteria / Range	Default
2FFC <sub>H</sub>	0FFC <sub>H</sub>	No_Activity_Cnt <sup>1)</sup>	01 <sub>H</sub> – 0C <sub>H</sub>	0FF <sub>H</sub>
2FFD <sub>H</sub>	0FFD <sub>H</sub>	No_Activity_Cnt	-	-
2FFE <sub>H</sub>	0FFE <sub>H</sub>	NAD	01 <sub>H</sub> – 0FF <sub>H</sub> (00 <sub>H</sub> is reserved)	7F <sub>H</sub>
2FFF <sub>H</sub>	0FFF <sub>H</sub>	NAD	-	-

No\_Activity\_Cnt is applicable ONLY when user want to set a certain delay before microcontroller jump to Flash 0000<sub>H</sub> upon entering LIN BSL as no other mode will be executed. No\_Activity\_Cnt should be set outside the range or invalid in order to stay in Bootrom and execute the LIN BSL Modes 0-9.

If the parameter is detected as valid, a further check is done to ensure that it is within the range stated above. If the parameter is not valid nor within the range, the default value is used in the LIN BSL.

<sup>1)</sup> Delay ranges from 0 ms to 55 ms, and derived from equation [(No\_Activity\_Cnt - 1) \* 5 ms]



Note: For XC866L-2FR and XC866L-2RR devices, default values of No\_Activity\_Cnt and NAD (Broadcast NAD (7F<sub>H</sub>)) are used at all times. The microcontroller will remain in Programming Mode to execute any LIN BSL Modes.

When Flash is protected, the above initialization does not work as Flash is not readable. Based on the LSB of the password used to enable the Flash Protection Mode (refer to **Section 15.3.2.4**), two approaches are defined when Flash is protected.

When LSB is 0, microcontroller takes the default values of the parameters, and when LSB is 1, LIN BSL routine will call a subroutine at address  $2FF7_H$  /  $0FF7_H$  to obtain the valid parameter values. User has to ensure that the address  $2FF7_H$  to  $2FFB_H$  ( $0FF7_H$  to  $0FFB_H$ ) are programmed with specified values, shown in **Table 15-9**. Default values are used if the parameters are not within the range.

Table 15-9 User Defined Parameters in relation with Flash Protection Mode

LSB of	Parameter/	Value	Requirement			
User- Password	instruction		XC866L-4FR/ XC866L-4RR Address	XC866L-1FR Address	Criteria / Range	
0 No_Activity_Cnt 0FF <sub>H (default)</sub>		None. Not applicable.				
	NAD 7F <sub>H (default)</sub>					
1 <sup>1)</sup>	Mov R6, #xx <sub>H</sub> <sup>2)</sup>	7E <sub>H</sub>	2FF7 <sub>H</sub>	0FF7 <sub>H</sub>	7E <sub>H</sub>	
	No_Activity_Cnt	01 <sub>H</sub> – 0C <sub>H</sub>	2FF8 <sub>H</sub>	0FF8 <sub>H</sub>	01 <sub>H</sub> – 0C <sub>H</sub>	
	Mov R7, #xx <sub>H</sub> <sup>2)</sup>	7F <sub>H</sub>	2FF9 <sub>H</sub>	0FF9 <sub>H</sub>	7F <sub>H</sub>	
	NAD	01 <sub>H</sub> – 0FF <sub>H</sub>	2FFA <sub>H</sub>	0FFA <sub>H</sub>	01 <sub>H</sub> – 0FF <sub>H</sub>	
	RET	22 <sub>H</sub>	2FFB <sub>H</sub>	0FFB <sub>H</sub>	22 <sub>H</sub>	

<sup>1)</sup> If LSB is 1, and if the address 2FF7<sub>H</sub> - 2FFB<sub>H</sub> (0FF7<sub>H</sub> - 0FFB<sub>H</sub>) are not programmed correctly, the microcontroller will not function properly.

Note: For XC866L-2FR and XC866L-2RR devices, LSB of the user-password **must** be 0 for Flash protection. Thus only user-password of XXXXXXX0<sub>B</sub> (i.e. X0<sub>H</sub>, X2<sub>H</sub>, X4<sub>H</sub>, X6<sub>H</sub>, X8<sub>H</sub>, XA<sub>H</sub>, XC<sub>H</sub>, XE<sub>H</sub>) are supported in C866L-2FR and XC866L-2RR devices.

<sup>&</sup>lt;sup>2)</sup> No\_Activity\_Cnt and NAD are defined in R6 and R7 respectively in this subroutine before returning.



#### 16 Index

#### 16.1 **Keyword Index**

Boot ROM operating mode 3-32

This section lists a number of keywords which refer to specific details of the XC866 in terms of its architecture, its functional units, or functions.

#### BootStrap Loader Mode 3-32 Α OCDS mode 3-32 Accumulator 2-4 User mode 3-32 Alternate functions 6-11 Booting scheme 7-7 Input 6-11 BootStrap Loader 3-32, 4-6, 4-10 Output 6-11 Brownout reset 7-6 Analog input clock 13-3 Buffer mechanism 4-4 Analog-to-Digital Converter 13-1 Interrupt 13-21 C Channel 13-23 Cancel-Inject-Repeat 13-10 Event 13-22 Capture/Compare Unit 6 12-1 Node pointer 13-24 Register description 12-31 Low power mode 13-7 Register map 12-30 Module clock 13-3 Central Processing Unit 2-1 Register description 13-31 Circular stack memory 4-4 Register map 13-28 Clock source 7-13 Arbitration round 13-9 Clock system 7-10 Arbitration slot 13-9 Continuous transfer operation 10-34 Arithmetic 2-2 Conversion error 13-4 Automatic refill 13-11 Conversion phase 13-5 Autoscan 13-15 Correction algorithm 4-9 **CPU 2-1** B Baud rate D Baud rate generation 10-35 Data Flash 4-2, 4-3 Baud-rate generator 10-11 Data memory 3-3 Bit protection scheme 3-18 Data pointer 2-4 Bitaddressable 3-15 Data reduction 13-17 Boot options 7-7 Counter 13-18 BSL mode 7-7 Debug 14-3 OCDS mode 7-7 Events 14-3 User mode 7-7 D-Flash 4-2, 4-3 Boot ROM 3-1 Digital input clock 13-3



Direct drive 7-13 Direct feed-through 6-4 Document     Acronyms 1-16     Terminology 1-15     Textual convention 1-14 Dynamic error detection 4-9  E EEPROM emulation 4-4 Embedded voltage regulator 7-1     Features 7-2     Low power voltage regulator 7-2     Main voltage regulator 7-2     Threshold voltage levels 7-2 EN0 3-6	H Half-duplex operation 10-33 Hall sensor mode     Actual hall pattern 12-20     Block commutation 12-22     Brushless-DC 12-20, 12-21     Correct hall event 12-20     Expected Hall pattern 12-20     Hall pattern 12-20     Modulation pattern 12-20     Noise filter 12-20 Hamming code 4-9 Hardware breakpoints 14-4 Hardware reset 7-5 High-impedance 6-2
Error Correction Code 4-9 Extended operation 2-6 External breaks 14-6 Break now 14-6 External data memory 3-3 External oscillator 7-10, 7-12  F Flash 4-1 Endurance 4-4 Erase mode 4-7 Non-volatile 4-1 Operating modes 4-7 Power-down mode 4-8 Program mode 4-7 Program width 4-6 Ready-to-read mode 4-7 Sector 4-3 Flash devices 3-1 Flash program memory 3-1 Fractional divider Operating modes 10-14 Full-duplex operation 10-30	Idle mode 7-15, 8-2 In-Application Programming 4-11 Input class 13-8 Instruction decoder 2-2 Instruction timing 2-8, 2-10 CPU state 2-8 Mnemonic 2-10 Wait state 2-8 In-System Programming 4-10 Internal analog clock 13-3 Maximum frequency 13-3 Internal data memory 3-3 Internal RAM 3-1 Interrupt handling 5-28 Interrupt request flags 5-27 Interrupt response time 5-29 Interrupt source and vector 5-10 Interrupt system 5-1 Register description 5-12  J JTAG ID 14-9
Gate disturb 4-6	<b>K</b> Kernel registers 6-5



Direction control register 6-7	P
Offset addresses 6-5	P0 register description 6-5, 6-18
	P1 register description 6-23
L	P2 register description 6-29
Limit checking 13-17	P3 register description 6-34
LIN 10-23-10-27	Parallel ports 6-1
Break field 10-24	Bidirectional port structure 6-3
Header transmission 10-25	Driver 6-2, 6-8
LIN frame 10-23	General port structure 6-3
LIN protocol 10-23	General register description 6-5
Synch byte 10-24	Input port structure 6-4
	Kernel registers
M	Open drain control register 6-8
Maskable interrupt 5-1	Normal mode 6-2, 6-8
Memory organization 3-1	Open drain mode 6-2, 6-8
Special Function Registers 3-9	Parallel request source 13-13
Address extension by mapping 3-9	Permanent arbitration 13-9
Mapped 3-9	Personal computer host 4-10
Standard 3-9	P-Flash 4-2, 4-3
Address extension by paging 3-12	Phase-Locked Loop 7-10
Local address extension 3-	Changing PLL parameters 7-12
12	Loss-of-Lock operation 7-11
Save and restore 3-13	Loss-of-Lock recovery 7-11
Minimum erase width 4-3	Pin
Modulation 12-14	Configuration 1-7
Monitor mode control 14-2	Definitions and functions 1-8
Monitor RAM 14-2	PLL
Data 14-6	Loss-of-lock 7-11
Stack 14-6	Startup 7-11
Monitor ROM 14-2	PLL base mode 7-13
Multi-channel mode 12-18	PLL mode 7-13
Multifold replications 4-4	Power control 2-7
Multiprocessor communication 10-7	Power saving modes 8-1
M	Power supply system 7-1
N	Power-down mode 7-15, 8-3
Non-maskable interrupt	Entering power-down mode 8-3
Events 5-1	Exiting power-down mode 8-4
0	Power-down wake-up reset 7-5
0	Power-on reset 7-2, 7-3
On-Chip Debug Support 14-1	Prescaler mode 7-13
Register description 14-7	Prewarning period 9-2
Register map 14-7	Processor architecture 2-1
On-chip oscillator 7-10	



Instruction timing Machine cycle 2-8	Baud rate error 10-37 Phase error 10-37
Register description 2-4	Receive error 10-37
Program control 2-2	Transmit error 10-38
Program counter 2-3	Interrupts 10-36
Program Flash 4-2, 4-3	Master mode 10-28
Program memory 3-3	Operating mode 10-29
Program status word 2-5	Right-aligned 10-30
Pull-down device 6-9	Slave mode 10-28
Pull-up device 6-9	olave mede te 20
Pulse width modulation 12-1	T
- <del> </del>	Timer 0 and Timer 1 11-1–11-12
R	External control 11-2
Read access time 4-1	Mode 0, 13-bit timer 11-3
Receive-buffered 10-2	Mode 1, 16-bit timer 11-4
Request gating 13-12	Mode 2, 8-bit automatic reload timer
Request trigger 13-12, 13-14, 13-25	11-5
CCU6 Event 13-25	Mode 3, two 8-bit timers 11-6
Reset control 7-3	Timer operations 11-1
Module behavior 7-7	Timer overflow 11-1
Result read view 13-19	Timer 2 11-13-11-23
Accumulated 13-19	Auto-Reload mode 11-16
Normal 13-19	Capture mode 11-16
ROM devices 3-1	Up/Down Count Disabled 11-13
ROM program memory 3-1	Up/Down Count Enabled 11-14
RS-232 4-10	Timer T12 12-3
•	Capture mode 12-9
S	Center-aligned mode 12-4
Sample phase 13-5	Compare mode 12-6
Schmitt-Trigger 6-2, 6-4	Dead-time 12-8
Sectorization 4-3	Duty cycle 12-8
Sequential request source 13-11	Edge-aligned mode 12-4
Serial interfaces 10-1–10-27	Hysteresis-like control mode 12-10
Slow-down mode 7-15, 8-2	Shadow transfer 12-3
Software breakpoints 14-5	Single-shot mode 12-10
Break before make 14-5	Three-phase PWM 12-1
Source priority 13-9	Timer T13 12-12
Special Function Register area 3-1	Compare mode 12-13 Shadow transfer 12-12
Stack pointer 2-4 Synchronization phase 13-5	Single-shot mode 12-13
Synchronous serial interface 10-28	Total conversion time 13-6
Data width 10-30	Trap handling 12-17
Error detection 10-36	Tristate 6-9



## U

UART ??-5-17, 10-2-10-22 Interrupt requests 10-5 Mode 1, 8-bit UART 10-3 Mode 2, 9-bit UART 10-5 Mode 3, 9-bit UART 10-5

### V

VCO bypass 7-13

# W

Wait-for-read mode 13-15
Wait-for-Start 13-10
Watchdog timer 9-1–9-8
Input frequency 9-3
Servicing 9-2
Time period 9-3
Watchdog timer reset 7-5
Window boundary 9-2
Wordline address 4-5
Write buffers 4-6
Write result phase 13-5

# X

XC866 register overview 3-19 XC886/888 Device configuration 1-2 XRAM 3-1



#### **Register Index**

# 16.2 Register Index

This section lists the references to the Special Function Registers of the XC866.

# Α A 2-4 ADC PAGE 13-28 В B 2-4 **BCON 10-16** BG 10-18 BRH 10-47 BRL 10-47 C CC63RH 12-45 CC63RL 12-45 CC63SRH 12-46 CC63SRL 12-46 CC6xRH (x = 0 - 2) 12-39CC6xRL (x = 0 - 2) 12-39CC6xSRH (x = 0 - 2) 12-40CC6xSRL (x = 0 - 2) 12-40CCU6 PAGE 12-28 CHCTRx (x = 0 - 7) 13-36**CHINCR 13-52 CHINFR 13-52 CHINPR 13-53 CHINSR 13-53 CMCON 7-19** CMPMODIFH 12-49 CMPMODIFL 12-49 CMPSTATH 12-48 CMPSTATL 12-47 **COCON 7-20** CONH 10-44, 10-45

CONL 10-43, 10-45

CRCR1 13-44 CRMR1 13-46 CRPR1 13-45

<b>D</b> DPH 2-4 DPL 2-4
E EO 2-6 ETRCR 13-35 EVINCR 13-54 EVINFR 13-54 EVINPR 13-56 EVINSR 13-55 EXICON0 5-15 EXICON1 5-16
F FDCON 10-18 FDRES 10-20 FDSTEP 10-20 FEAH 4-9 FEAL 4-9
<b>G</b> GLOBCTR 8-9, 13-31 GLOBSTR 13-32
<b>H</b> HWBPDR 14-9 HWBPSR 14-8
ID 3-21 IEN0 5-12, 11-12 IEN1 5-13 IENH 12-87 IENL 12-86 INPCR0 13-37 INPH 12-91



# **Register Index**

INPL 12-90	P0 ALTSEL1 6-20
IP 5-24	P0 DATA 6-18
IP1 5-25	P0 DIR 6-18
IPH 5-24	P0_OD 6-19
IPH1 5-25	P0_PUDEN 6-20
IRCON0 5-19	P0 PUDSEL 6-19
IRCON1 5-20	P1_ALTSEL0 6-25
ISH 12-80	P1_ALTSEL1 6-25
ISL 12-79	P1_DATA 6-23
ISRH 12-85	P1_DIR 6-23
ISRL 12-84	P1_OD 6-24
ISSH 12-83	P1_PUDEN 6-25
ISSL 12-82	P1_PUDSEL 6-24
	P2_DATA 6-29
L	P2_DIR 6-29
LCBR 13-57	P2_PUDEN 6-30
	P2_PUDSEL 6-30
М	P3_ALTSEL0 6-36
MCMCTR 12-72	P3_ALTSEL1 6-36
MCMOUTH 12-71	P3_DATA 6-34
MCMOUTL 12-69	P3_DIR 6-34
MCMOUTSH 12-68	P3_OD 6-35
MCMOUTSL 12-67	P3_PUDEN 6-36
MISC_CON 3-6	P3_PUDSEL 6-35
MMBPCR 14-7	PASSWD 3-18
MMCR 14-7	PCON 2-7, 8-7, 10-10
MMCR2 14-7	PISEL 10-42
MMDR 14-7	PISEL0H 12-35
MMICR 14-7	PISELOL 12-33
MMSR 14-7	PISEL2 12-36
MODCTRI 12-60	PLL_CON 7-17
MODDISEL 5 17 9 9 10 22 14 10	PMCON0 7-8, 8-6, 9-8 PMCON1 8-8, 10-39, 11-18, 12-24, 13-7
MODPISEL 5-17, 8-8, 10-22, 14-10	
N	PORT_PAGE 6-12 PRAR 13-33
NMICON 5-14	PSLR 12-65
NMISR 5-22	PSW 2-5
NIVIION 3-22	PX ALTSELn 6-11
0	Px DATA 6-6
OSC CON 7-16, 8-10	Px DIR 6-7
000_0011 10,0 10	Px_OD 6-8
P	Px_PUDEN 6-10
P0 ALTSEL0 6-20	Px_PUDSEL 6-9
	000000



### **Register Index**

#### Q

Q0R0 13-40 QBUR0 13-42 QINR0 13-43 QMR0 13-38 QSR0 13-40

## R

RBL 10-48 RC2H 11-22 RC2L 11-22 RCRx (x = 0 - 3) 13-50 RESRAxH (x = 0 - 3) 13-49 RESRAxL (x = 0 - 3) 13-49 RESRxH (x = 0 - 3) 13-49 RESRxL (x = 0 - 3) 13-49

# S

SBUF 10-8 SCON 5-22, 10-8 SCU\_PAGE 3-16 SP 2-4 SYSCON0 3-9

#### Т

T12DTCH 12-41 T12DTCL 12-41 T12H 12-37 T12L 12-37 T12MSELH 12-75 T12MSELL 12-74 T12PRH 12-38 T12PRL 12-38 T13H 12-43 T13L 12-43 T13PRH 12-44 T13PRL 12-44 T2CON 11-21 T2H 11-23 T2L 11-23 T2MOD 11-19 TBL 10-48

TCTR0H 12-51 TCTR0L 12-50 TCTR2H 12-56 TCTR2L 12-54 TCTR4H 12-58 TCTR4L 12-57 THx (x = 0 - 1) 11-8 TLx (x = 0 - 1) 11-8

TCON 5-21, 11-10

TMOD 11-11 TRPCTRH 12-63 TRPCTRL 12-62

## V

VFCR 13-50

### W

WDTCON 9-6 WDTH 9-7 WDTL 9-7 WDTREL 9-5 WDTWINB 9-7

# X

XADDRH 3-4

