## STEVAL-ISA196V1: VIPer11 5V/1.2A non-isolated flyback

## Introduction

The STEVAL-ISA196V1 evaluation board implements a flyback converter ( $5 \mathrm{~V} / 1.2 \mathrm{~A}$ ) wide range mains developed for general purpose applications.
The core of the application is the VIPer11, a new off-line high voltage converter from the VIPerPlus family.
The device is a high-voltage converter that intelligently integrates an 800 V rugged power MOSFET with PWM current-mode control.

The main characteristics of the evaluation board are its single layer, small size and minimal BOM, high efficiency and low standby consumption.

Figure 1. STEVAL-ISA196V1: top view


Figure 2. STEVAL-ISA196V1: bottom view


### 1.1 STEVAL-ISA196V1 features

- Five-star energy efficient rating under no-load operation ( $\mathrm{P}_{\mathrm{IN} \_ \text {no_load }}<10 \mathrm{~mW} @ 230 \mathrm{~V}_{\mathrm{AC}}$ )
- Compliant with the $10 \%$ load efficiency prescribed by the European CoC ver. 5
- Active mode efficiency: $>78 \%$ (CoC ver. 5 target $=75 \%$ )
- Consumes less than 400 mW @ $230 \mathrm{~V}_{\mathrm{AC}}$ with 250 mW load
- Compliant with IEC55022 Class B conducted EMI, even with reduced EMI filter
- Input overvoltage protection
- RoHS compliant
1.2 STEVAL-ISA196V1 electrical specifications

Table 1. STEVAL-ISA196V1 electrical specifications

| Parameter | Symbol | Value |
| :--- | :---: | :---: |
| Input voltage range | $\mathrm{V}_{\text {IN }}$ | $85 \mathrm{~V}_{\text {AC }} ; 265 \mathrm{~V}_{\text {AC }}$ |
| Output voltage 1 | $\mathrm{V}_{\text {OUT }}$ | 5 V |
| Max output current | $\mathrm{I}_{\text {OUT }}$ | 1.2 A |
| Output power | $\mathrm{P}_{\text {OUT }}$ | 6 W |
| Precision of output regulation | $\Delta \mathrm{V}_{\text {OUT }}$ | $\pm 5 \%$ |
| High-frequency output 1 voltage ripple | $\Delta \mathrm{V}_{\text {OUT }}$ | 50 mV |
| Max ambient operating temperature | $\mathrm{T}_{\text {AMB }}$ | $60^{\circ} \mathrm{C}$ |
| Switching frequency | $\mathrm{F}_{\text {OSC }}$ | 60 kHz |

### 1.3 VIPer features

- $\quad 800 \mathrm{~V}$ avalanche-rugged power MOSFET
- Embedded HV startup and sense-FET
- Current mode PWM controller
- Wide supply voltage range: 4.5 V to 30 V
- Pulse frequency modulation (PFM) and ultra-low standby consumption of the internal circuitry under lightload condition
- 60 kHz fixed switching frequency with jittering
- Embedded E/A with 1.2 V reference
- Protections with automatic restart: overload/short-circuit (OLP), line or output OVP, max. duty cycle counter, $V_{\text {Cc }}$ clamp
- Pulse-skip mode to prevent flux-runaway
- Embedded thermal shutdown
- Built-in soft-start for improved system reliability


## 2 Circuit description

The power supply is set in non-isolated flyback topology. The input section includes resistor R1 for inrush current limitation, diode D1 and filter (L1, L2, C1, C2) for EMC suppression.

The FB pin is the inverting input of an error amplifier and an accurate 1.2 V voltage reference with respect to GND. This allows the setting and tight regulation of the output voltage through a voltage divider connected directly to the output terminal, according to the following formula:

$$
\begin{equation*}
V_{\text {OUT }}=1.2 \mathrm{~V} \cdot\left(1+\frac{R 6}{R 7}\right) \tag{1}
\end{equation*}
$$

The C-R-C network from COMP (the output of the error amplifier) to the GND pin provides frequency compensation to the feedback loop that regulates the output voltage.

During power-up, as $\mathrm{V}_{\text {DRAIN }}$ exceeds $\mathrm{V}_{\text {HVstart }}$, the internal HV current source charges the $\mathrm{C} 4 \mathrm{~V}_{\text {cc }}$ capacitor to $V_{\text {CCon }}$; then the Power MOSFET starts switching, the HV current source is turned off and the IC is powered by C4.

Resistors R1, R2, R3 and R4 form a voltage divider from the rectified input mains to the DIS pin, which can be used to perform input overvoltage protection. By default, R1, R2 and R3 are not mounted and R4=0 in order to minimize the input power consumption during no load and light load. If input UVP is required, R1, R2, R3 and R4 should be selected as indicated in Section 5.6 Input overvoltage protection.

The IC can be supplied by connecting the small signal diode D3 between the output terminal and the VCC pin. In fact, considering that $\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}$ and the maximum value of $\mathrm{V}_{\text {CSon }}$ is 4.5 V (from the VIPer11 datasheet), the HV current source is never activated. The low consumption of the IC internal blocks allows very low input power consumption in no-load condition (less than $10 \mathrm{~mW} @ 230 \mathrm{~V}_{\mathrm{AC}}$ ) even without the auxiliary winding of the transformer.

### 2.1 Bill of materials

Table 2. STEVAL-ISA196V1 bill of materials

| Item | Q.ty | Ref. | Part/value | Description | Manufacturer | Order code |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 1 | IN |  | Input connector | TE Connectivity | $282837-2$ |
| 2 | 1 | OUT |  | Output <br> connector | TE Connectivity | $282837-2$ |
| 3 | 1 | RV |  | MOV | EPCOS | B72210S0321K101 |
| 4 | 1 | BR | MBS | Bridge rectifier | Taiwan <br> Semiconductor | RMB6S |
| 5 | 1 | F1 | 2.5 A | Fuse | Eaton | SS-5H-2.5A-BK |
| 6 | 1 | NTC | $16 \Omega$ | EPCOS | B57236S160M |  |
| 7 | 0 | R1 | 0805 | not mounted |  |  |
| 8 | 0 | R2 | 0805 | not mounted |  |  |
| 9 | 1 | R3 | 0805 | $0 \Omega 0603$ | Resistor |  |
| 10 | 1 | R5 | $220 \mathrm{k} \Omega \pm 1 \%-$ | Resistor | Panasonic | ERJP6WF2203V |
| 11 | 1 | R6 | $51 \mathrm{k} \Omega \pm 1 \%-$ <br> 0.1 W 0603 | Resistor | Panasonic | ERJU03F5102V |
| 12 | 1 | R7 | $15 \mathrm{k} \Omega \pm 1 \%-$ <br> 0.1 W 0603 | Resistor | Panasonic | ERJU03F1502V |
| 13 | 1 |  |  |  |  |  |
|  |  |  |  |  |  |  |


| Item | Q.ty | Ref. | Part/value | Description | Manufacturer | Order code |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 14 | 1 | R8 | $120 \mathrm{k} \Omega \pm 1 \%-$ <br> 0.1 W 0603 | Resistor | Vishay | CRCW0603120KFKEA |
| 15 | 2 | C1, C2 | $8.2 \mu \mathrm{~F}-400 \mathrm{~V}$, <br> $\varnothing 8 \mathrm{~mm}-\mathrm{p} 3.5$ <br> $\mathrm{~mm}-\mathrm{h} \mathrm{16} \mathrm{mm}$ | Eloctrolytic <br> capacitors | Rubycon | 400AX8R2MEFC8X16 |
| 16 | 1 | C3 | $1 \mathrm{nF}-1000 \mathrm{~V}$ <br> 0805 | MLCC capacitor | Kemet |  |
| 17 | 1 | C4 | $10 \mu \mathrm{~F}-35 \mathrm{~V}$ <br> 0805 | MLCC capacitor | TDK | C |

### 2.2 Schematic diagram

Figure 3. STEVAL-ISA196V1 circuit schematic


Table 3. Transformer electrical characteristics

| Parameter | Value | Test Conditions |
| :--- | :--- | :--- |
| Manufacturer | WURTH |  |
| Part Number | 750810014 |  |
| Primary D.C. resistance | $4.420 \Omega$ | $2-4, \mathrm{~T}_{\mathrm{A}}=20^{\circ} \mathrm{C}$ |
| Secondary D.C. resistance | $0.026 \Omega$ | Tie $(5+6,7+8), \mathrm{T}_{\mathrm{A}}=20^{\circ} \mathrm{C}$ |
| Primary inductance (pins $3-4)$ | $2.0 \mathrm{mH} \pm 10 \%$ | $10 \mathrm{kHz}, \mathrm{T}_{\mathrm{A}}=20^{\circ} \mathrm{C}$ |
| Leakage inductance | $26 \mu \mathrm{H}$ typ, $34 \mu \mathrm{H} \mathrm{max}$ | $\mathrm{Tie}(5+6,7+8), \mathrm{T}_{\mathrm{A}}=20^{\circ} \mathrm{C}$ |
| Turns ratio | $12.36: 1$ | $(2-4) /(5-8)$, tie $(5+6,7+8)$ |
| Saturation current | 0.53 A max | $20 \%$ rolloff from initial |
| Dielectric | 1875 V AC, 1 s | $4-5$, tie $(5+6), \mathrm{T}_{\mathrm{A}}=20^{\circ} \mathrm{C}$ |

Figure 4. Transformer electrical diagram


Figure 5. Transformer side view



### 3.1 Drain voltage and current waveforms



Figure 10. Waveforms at $90 \mathbf{V}_{\mathrm{AC}}$, full load


Figure 11. Waveforms at $265 \mathrm{~V}_{\mathrm{AC}}$, full load


## 4 Testing the board

### 4.1 Efficiency

All the measurements listed in this section were taken without the DIS network, with R1, R2, R3, C6 not mounted and R4 $=0 \Omega$ (default setting of the BOM).

Active mode efficiency is defined as the average of the efficiencies measured at $25 \%, 50 \%, 75 \%$ and $100 \%$ of maximum load, at nominal input voltages ( $\mathrm{V}_{\mathrm{IN}}=115 \mathrm{~V}_{\mathrm{AC}}$ and $\mathrm{V}_{\mathrm{IN}}=230 \mathrm{~V}_{\mathrm{AC}}$ ).

External power supplies (the power supplies which are contained in a separate housing from the end-use devices they are powering) need to comply with the Code of Conduct, version 5 "Active mode efficiency" criterion.

The STEVAL-ISA196V1 is classified under the "Low-voltage external power supply" subclass, for:

- a nameplate output voltage of less than 6 Volts; and
- a nameplate output current greater than or equal to 550 milliAmperes.

For this subclass, the Code of Conduct, version 5 states that an SMPS with power throughput of 6 W should have an active mode efficiency higher than 75.2\%.

Another applicable standard is the DOE (Department of Energy) recommendation of $75.0 \%$ active mode efficiency for the same power throughput.

Table 4. Active mode efficiency demonstrates the compliance of the STEVAL-ISA196V1 evaluation board with both of the above standards.

Table 4. Active mode efficiency

| CoC5 req. (Pout $=6 \mathrm{~W})$ | DOE req. (Pout $=6 \mathrm{~W})$ | STEVAL-ISA196V1 performance |
| :---: | :---: | :---: |
| $75.2 \%$ | $75.0 \%$ | $79.4 \%\left(@ \mathrm{~V}_{\mathbb{I N}}=115 \mathrm{~V}_{\mathrm{AC}}\right)$ |
|  |  | $79.0 \%\left(@ \mathrm{~V}_{\mathbb{I}}=230 \mathrm{~V}_{\mathrm{AC}}\right)$ |

### 4.2 Light load performance

In version 5 of the Code of Conduct, there are also efficiency requirements when the output load is $10 \%$ of the nominal output power. The following table demonstrates compliance of the STEVAL-ISA196V1 device with this requirement.

Table 5. CoC5 requirement and STEVAL-ISA196V1 performance at 10\% output load

| CoC5 requirement | STEVAL-ISA196V1 performance |
| :---: | :---: |
| 66.0 | $77.3\left(@ 115 \mathrm{~V}_{\mathrm{AC}}\right)$ |
|  | $71.7\left(@ 230 \mathrm{~V}_{\mathrm{AC}}\right)$ |

[^0]Table 6. CoC5 Energy consumption criteria for no-load \& STEVAL-ISA196V1 performance

| Max no load consumption $(0.3 \mathrm{~W}<$ Pno<49W $)$ | STEVAL-ISA196V1 no load consumption |
| :---: | :---: |
| 75 mW | $3.9 \mathrm{~mW}\left(@ \mathrm{~V}_{\mathbb{I N}}=115 \mathrm{~V}_{\mathrm{AC}}\right)$ |
|  | $7.9 \mathrm{~mW}\left(@ \mathrm{~V}_{\mathbb{I N}}=230 \mathrm{~V}_{\mathrm{AC}}\right)$ |

Depending on the equipment supplied, there are several criteria to measure the performance of a converter. In particular, one requirement for light-load performance (EuP lot 6) is that the input power should be less than 500 mW when the converter is loaded with 250 mW . The following table shows how the STEVAL-ISA196V1 board satisfies this requirement, along with efficiency figures for Pout $=25 \mathrm{~mW}$ and Pout $=50 \mathrm{~mW}$ light-load conditions.

Table 7. Light load performance

| $\mathbf{V}_{\mathbf{I N}}$ | eff [\%] |  |  |
| :---: | :---: | :---: | :---: |
|  | @ Pout = 25mW | @ Pout $=50 \mathrm{~mW}$ | @ Pout $=\mathbf{2 5 0 m W}$ |
| 115 | 58 | 62 | 71.9 |
| 230 | 49 | 55 | 65.3 |

Another criterion is output power (or efficiency) when the input power is equal to one watt.

Table 8. Efficiency @ $\mathbf{P}_{\mathbf{I N}}=1 \mathbf{W}$

| $\mathbf{V}_{\mathbf{I N}}\left[\mathrm{V}_{\mathrm{AC}}\right]$ | eff @ $\mathrm{P}_{\mathrm{IN}}=\mathbf{1 W}$ [\%] |
| :---: | :---: |
| 115 | 76.7 |
| 230 | 70.6 |

## 5 IC features

### 5.1 Soft-start

The device features an internal soft-start function, which progressively increases the cycle-by-cycle current limitation set point from zero up to $\mathrm{I}_{\text {DLIM }}$ in eight 50 mA steps. This limits the drain current during the output voltage increase and therefore reduces the stress on the secondary diode. The soft-start time tss (the time needed for the current limitation set-point to reach its final value) is internally fixed at 8 ms . This function is activated on converter startup and on restart after a fault event.


### 5.2 Overload protection

During an overload or short-circuit, the drain current reaches I ILIM. For every cycle that this condition is met, an internal OCP counter is incremented and the protection is tripped if the fault is maintained for the duration tovL ( 50 ms typ., internally fixed), see Figure 14. OLP (fault applied during steady state operation; tovL). On protection tripping, the power section is turned off and the converter is disabled for $t_{\text {RESTART }}(1 \mathrm{~s}$ typ.), after which the IC resumes switching and, if the fault persists, continues triggering the protection in the same way (see Figure 15. OLP (fault applied during steady state operation; tRESTART)). This lowers the restart attempt rate to ensure safe operation with extremely low power throughput and avoids IC overheating.

Figure 14. OLP (fault applied during steady state operation; $\mathrm{t}_{\mathrm{OLL}}$ )


Figure 15. OLP (fault applied during steady state operation; $\mathbf{t}_{\text {RESTART }}$ )


Furthermore, every time the protection is tripped, the internal soft-start function is invoked (see Figure 16. OLP (fault maintained; $\mathrm{t}_{\mathrm{ss}}$ and $\mathrm{t}_{\mathrm{OVL}}$ )) at restart to reduce the stress on the secondary diode.

Following fault removal, the IC resumes normal operation working normally. If the fault is removed during $\mathrm{t}_{\text {ss }}$ or tovL (before protection tripping), the counter counts down each cycle to zero and the protection is not tripped. If the short circuit is removed during $t_{\text {RESTART }}$, the IC waits for the $t_{\text {RESTART }}$ period to elapse before resuming switching (Figure 17. OLP (fault removed and autorestart)).

Figure 16. OLP (fault maintained; $\mathrm{t}_{\mathrm{ss}}$ and $\mathrm{t}_{\mathrm{ovL}}$ )


Figure 17. OLP (fault removed and autorestart)


### 5.3 Pulse-skip mode

Any time the drain peak current, $I_{\text {DRAIN }}$, exceeds $I_{\text {DLIM }}$ within the minimum on-time $t_{\text {ON_MIN }}$, one switching cycle is skipped. The check is performed on a cycle-by-cycle basis, and the cycles can be skipped until the minimum switching frequency FOSC_MIN ( 15 kHz , typ) is reached.

If the above condition persists, when the internal OCP counter reaches its end-of-count, the IC is stopped for $t_{\text {RESTART }}$ ( 1 s, typ.) and subsequently reactivated via the soft-start phase.

Whenever $I_{\text {DRAIN }}$ does not exceed $I_{\text {DLIM }}$ within $t_{O N ~ M I N}$, one switching cycle is restored. The check is made on a cycle-by-cycle basis, and the cycles can be restored until the nominal switching frequency $\mathrm{F}_{\mathrm{Osc}}$ is reached.

The protection helps limit the "flux runaway" effect with an inductor discharge time longer than what would be allowed at nominal switching frequency when required. The "flux runaway" effect is often present at converter startup when the primary MOSFET that is charged during the minimum on-time through the input voltage cannot discharge the same amount during off-time because the output voltage is very low. The result is a net increase in average inductor current, which can reach dangerously high values while the output capacitor is not yet sufficiently charged to ensure the inductor discharge rate needed to maintain the volt-second balance.

To check the protection, the secondary diode D3 is shorted while the converter is operating at $265 \mathrm{~V}_{\mathrm{AC}}$. In the following two figures, the first part of the protection sequence is captured. From Figure 19. $\mathrm{V}_{\text {IN }}=230 \mathrm{~V}_{\mathrm{AC}}, \mathrm{D} 3$ shorted, steady-state, image 2:

1. $I_{\text {DLIM }}$ is exceeded at the first cycle, so the next one is skipped, resulting in a 30 kHz switching frequency
2. IDLIM is exceeded again, so the switching frequency is further halved to 15 kHz
3. I ILIM is exceeded again and the switching frequency is kept at 15 kHz indefinitely

Figure 18. $\mathbf{V}_{\mathbf{I N}}=\mathbf{2 3 0} \mathbf{V}_{\mathrm{AC}}$, D3 shorted, steady-state, image 1


Figure 19. $\mathrm{V}_{\mathrm{IN}}=\mathbf{2 3 0} \mathrm{V}_{\mathrm{AC}}, \mathrm{D} 3$ shorted, steady-state, image 2


Figure 20. $\mathrm{V}_{\mathrm{IN}}=230 \mathrm{~V}_{\mathrm{AC}}$, D 3 shorted, zoom shows the magnification of one of the switching cycles, where the DRAIN current exceeds IDLIM within ton_min. The converter is operated indefinitely at 15 kHz and the OCP internal counter is incremented at every switching cycle. As it is designed to reach its end-of-count (defined by $t_{\text {OvL }}$ ) after 50 ms at 60 kHz operation, the overload time is incremented to 200 ms , as shown in Figure 21. VIN = 230 VAC, D3 shorted, steady-state, image 3.


### 5.4 Max duty-cycle counter protection

The IC embeds a maximum duty-cycle counter which disables the PWM if the MOSFET is turned off by max. duty cycle ( $70 \%$ min., $80 \%$ max.) for ten consecutive switching cycles. After protection tripping, the PWM is disabled for $t_{\text {RESTART }}$ and subsequently reactivated via the soft-start phase until the fault condition is removed.

In some cases (i.e., breaking of the loop at low input voltage) even if $\mathrm{V}_{\text {COMP }}$ is saturated high, the OLP cannot be triggered because the PWM is turned off at every switching cycle by maximum duty cycle before the DRAIN peak current can reach $I_{\text {DLIm. }}$. This can cause the output voltage $\mathrm{V}_{\text {OUT }}$ to rise uncontrollably and be maintained well above nominal values indefinitely, placing the output capacitor, the output diode and the IC itself at risk due to the potential breach of the 800 V breakdown threshold.

The max duty-cycle counter protection prevents the above failure, and we shall test this protection using heavy load and low input voltage settings. The IC is protected in autorestart mode for trestart ( 1 s typ.), then continues attempting soft-starts until the fault condition is removed, as shown below.

Figure 22. Shut down due to max duty cycle counter (initial tripping and restart)


Figure 23. Shut down due to max duty cycle counter (steady state)


Figure 24. Shut down due to max duty cycle counter (steady state) - zoom shows the ten cycles causing the protection intervention. Figure 25. First of ten consecutive switching cycles at max duty cycle magnifies the first cycle and shows the duty-cycle measurement: $12 /(12+4)=75 \%$.


### 5.5 Overtemperature protection

If the IC junction temperature rises higher than the internal threshold $\mathrm{T}_{\text {SD }}\left(160^{\circ} \mathrm{C}\right.$, typ.), the PWM is disabled for $t_{\text {RESTART. }}$ A single switching cycle is then performed, in which the temperature sensor embedded in the Power MOSFET section is checked. If a junction temperature above $T_{\text {SD }}$ persists, the PWM remains disabled for time trestart (see Figure 26. OTP tripping and steady-state).

The overtemperature protection was tripped by subjecting the STEVAL-ISA196V1 to overheating by airflow from a thermal gun and the IC shut down when the case temperature measured approximately $152{ }^{\circ} \mathrm{C}$ (with a thermal camera). The load was then decreased and the converter resumed with a soft-start phase when the case temperature dropped to about $120^{\circ} \mathrm{C}$.


### 5.6 Input overvoltage protection

When the voltage across the DIS pin is externally pulled above the internal threshold $\mathrm{V}_{\text {DIS_th }}(1.2 \mathrm{~V}$ typ) for more than $t_{\text {DEB }}$ (for instance, by means of a voltage divider connected to a higher voltage), the PWM is disabled in autorestart mode for $t_{\text {DIS_RESTART ( }} 500 \mathrm{~ms}$, typ.). This simplifies the implementation of the input overvoltage protection to merely connecting a voltage divider from the rectified input mains to the DIS pin. Resistors R1, R2, R3 and R4 in Section 2.2 Schematic diagram can be used for this purpose, with values selected according to the following formula:

$$
\begin{equation*}
R 1+R 2+R 3=\left(\frac{V_{I N_{-} O V P}}{V_{\text {DIS_th }}}-1\right) \cdot R 4 \tag{1}
\end{equation*}
$$

where $\mathrm{V}_{\text {IN_OVP }}$ is the desired input overvoltage threshold.
The additional steady-state power consumption of this network is:

$$
\begin{equation*}
P_{D I S}\left(V_{I N_{-} D C}\right)=\frac{\left(V_{I N_{-} D C}-V_{D I S}\right)^{2}}{R 1+R 2+R 3}+\frac{V_{D I S}^{2}}{R 4} \tag{2}
\end{equation*}
$$

For example, if $\mathrm{R} 4=9.1 \mathrm{k} \Omega, \mathrm{R} 1=\mathrm{R} 2=\mathrm{R} 3=1 \mathrm{M} \Omega$, the protection is triggered at $\mathrm{V}_{\mathrm{IN}}=400 \mathrm{~V}_{\mathrm{DC}}$, with additional steady-state power consumption at $230 \mathrm{~V}_{\mathrm{AC}}$ of about 35 mW .

For filtering purposes, $1 \mathrm{nF} / 50 \mathrm{~V}$ can be selected for C 6 .
As the STEVAL-ISA196V1 is in non-isolated topology, an output overvoltage protection can be obtained by connecting the voltage divider to the output terminal, with the additional network power consumption being:

$$
\begin{equation*}
P_{D I S}\left(V_{O U T}\right)=\frac{\left(V_{O U T}-V_{D I S}\right)^{2}}{R 1+R 2+R 3}+\frac{V_{D I S}^{2}}{R 4} \tag{3}
\end{equation*}
$$

If the Disable function is not required, the DIS pin must be soldered to GND (STEVAL-ISA196V1 default setting) to exclude the function.

The following figures show some relevant waveforms for input overvoltage protection implemented through the DIS pin.


Figure 30. Input OVP triggering (steady state, zoom)


Figure 31. Input OVP removed and IC restart


### 6.1 Transfer function

The set PWM modulator + power stage is indicated by G1(f), while C(f) is the "controller" that ensures the stability of the system.

Figure 32. Control loop block diagram


The mathematical expression for the power block $\mathrm{G} 1(\mathrm{f})$ is the following:

$$
\begin{equation*}
G 1(f)=\frac{\Delta V_{O}}{\Delta I_{p k}}=\frac{\left|V_{\text {OUT }}\right| \cdot\left(1+\frac{j \cdot 2 \cdot \pi \cdot f}{z}\right)}{\operatorname{Ipkp}(f s w, V d c)\left(1+\frac{j \cdot 2 \cdot \pi \cdot f}{p}\right)}=\frac{\left|V_{\text {OUT }}\right| \cdot\left(1+\frac{j \cdot f}{f z}\right)}{\operatorname{Ipkp}(f s w, V d c)\left(1+\frac{j \cdot f}{f p}\right)} \tag{1}
\end{equation*}
$$

fp is the pole due to the output load and fz the zero due to the ESR of the output capacitor:

$$
\begin{gather*}
f p=\frac{1}{\pi \cdot C_{\text {OUT }}\left(R_{\text {OUT }}+2 \cdot E S R\right)}  \tag{2}\\
f_{Z}=\frac{1}{2 \cdot \pi \cdot C_{\text {OUT }} \cdot E S R} \tag{3}
\end{gather*}
$$

The mathematical expression of the compensator $\mathrm{C}(\mathrm{f})$ is:

$$
\begin{equation*}
C 1(f)=\frac{\Delta I_{p k}}{\Delta V_{O}}=\frac{C_{0}}{H_{C O M P}} \cdot \frac{1+\frac{f \cdot j}{f Z c}}{(2 \cdot \pi \cdot f \cdot j) \cdot\left(1+\frac{f \cdot j}{f P c}\right)} \tag{4}
\end{equation*}
$$

where:

$$
\begin{gather*}
C_{0}=\frac{-G m}{C 7+C 8} \cdot \frac{R 7}{R 6+R 7}  \tag{5}\\
f Z c=\frac{1}{2 \cdot \pi \cdot R 8 \cdot C 7}  \tag{6}\\
f P c=\frac{1}{2 \cdot \pi \cdot R 8} \cdot \frac{C 7+C 8}{C 7 \cdot C 8} \tag{7}
\end{gather*}
$$

are chosen to censure the stability of the system. $\mathrm{Gm}=0.55 \mathrm{~m} \mathrm{A/V}$ (typ.) is the VIPer11 transconductance, $H_{\text {COMP }}=\left(\mathrm{V}_{\text {COMPH }}-\mathrm{V}_{\text {COMPL }}\right) /\left(\right.$ IDLIM $\left.-\mathrm{I}_{\text {DLIM_PFM }}\right)$.

### 6.2 Compensation procedure

The first step is to choose the pole and zero of the compensator and the crossing frequency:

$$
\begin{align*}
& f Z c=x \cdot f p  \tag{1}\\
& f P c=y \cdot f p  \tag{2}\\
& f c r o s s \leq \frac{f s w}{10} \tag{3}
\end{align*}
$$

... where x and y are given arbitrary values.
G1(fcross) can be calculated from Eq. (1) and, since by definition $|C(f c r o s s) * G 1(f c r o s s)|=1, \mathrm{C}_{0}$ is obtained from Eq. (4) as follows:

$$
\begin{equation*}
C_{0}=\frac{\mid 2 \cdot \pi \cdot \text { fcross } \left.\cdot j|\cdot| 1+\frac{f \text { cross } \cdot j}{f P c} \right\rvert\,}{\left|1+\frac{f \text { cross } \cdot j}{f Z c}\right|} \cdot \frac{H \text { comp }}{G 1(\text { fcross })} \tag{4}
\end{equation*}
$$

At this point, the Bode diagram for $\mathrm{G} 1(\mathrm{f})^{*} \mathrm{C}(\mathrm{f})$ can be plotted to check the phase margin for stability.
If the margin is not high enough, choose new $\mathrm{fZc}, \mathrm{fPc}$ and fcross values and repeat the procedure.
When stability is achieved, the next step is to find the values of the schematic components:

- $\quad R 6$ is set to a value in the order of several tens of kOhms
- $\quad$ R7 is calculated from Eq. (1):

$$
\begin{equation*}
R 7=\frac{R 6}{\frac{V_{O U T}}{V_{\text {REF-}} F B}-1} \tag{5}
\end{equation*}
$$

- $\quad \mathrm{C} 8$ is calculated by combining Eq. (5), Eq. (6) and Eq. (7):

$$
\begin{equation*}
C 8=\frac{f Z c}{f P c} \cdot \frac{G m}{\left|C_{0}\right|} \cdot \frac{R 6}{R 6+R 7} \tag{6}
\end{equation*}
$$

- $\quad$ C7 is calculated from Eq. (6) and Eq. (7):

$$
\begin{equation*}
C 7=C 8 \cdot\left(\frac{f P c}{f Z c}-1\right) \tag{7}
\end{equation*}
$$

- Finally, R8 is calculated from Eq. (7):

$$
\begin{equation*}
R 8=\frac{1}{2 \cdot \pi \cdot f P c} \cdot \frac{C 7+C 8}{C 7 \cdot C 8} \tag{8}
\end{equation*}
$$

After selecting commercial values for $\mathrm{R} 6, \mathrm{R} 7, \mathrm{R} 8, \mathrm{C} 7$ and C 8 , the actual values of $\mathrm{C}_{0}, \mathrm{fZc}$ and fPc should be calculated from equations Eq. (5), Eq. (6) and Eq. (7) to obtain $\mathrm{C}_{0} \_$act, fZc _act and fPc_act, respectively. Substitute these values into Eq. (4) to obtain the actual compensator value, C_act(f).

The Bode diagram of $\mathrm{G} 1(\mathrm{f})^{*} \mathrm{C}_{-}$act(f) can now be plotted to check whether the phase margin for stability is still guaranteed.

## 7

Thermal measurements

Thermal analysis of the board was performed using an IR camera at $90 \mathrm{~V}_{\mathrm{AC}}, 115 \mathrm{~V}_{\mathrm{AC}}, 230 \mathrm{~V}_{\mathrm{AC}}$ and265 $\mathrm{V}_{\mathrm{AC}}$ mains input, $25^{\circ} \mathrm{C}$ ambient temperature and full load condition. The results are shown in the following figures.

Figure 33. Thermal measurement at $90 \mathbf{V}_{\mathrm{Ac}}$, full load (bottom view)


Figure 34. Thermal measurement at $115 \mathrm{~V}_{\mathrm{AC}}$, full load (bottom view)


Figure 35. Thermal measurement at $\mathbf{2 3 0} \mathbf{V}_{\mathrm{AC}}$, full load (bottom view)


Figure 36. Thermal measurement at $\mathbf{2 6 5} \mathrm{V}_{\mathrm{AC}}$, full load (bottom view)


A pre-compliance test for European normative EN55022 (Class B) was performed using an EMC analyzer with average detector and a line impedance network stabilization (LISN).

Figure 37. EMI measurements with average detector at $115 \mathrm{~V}_{\mathrm{AC}}$, full load, $\mathrm{T}_{\mathrm{AMB}}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$


Figure 38. EMI measurements with average detector at $230 \mathrm{~V}_{\mathrm{AC}}$, full load, $\mathrm{T}_{\mathrm{AMB}}=25^{\circ} \mathrm{C}$


Figure 39. Board layout (complete)


Figure 40. Board layout (top layer + top overlay)


Figure 41. Board layout (bottom layer + top overlay)


## 10

 ConclusionsThe STEVAL-ISA196V1 demonstrates that the VIPer11 facilitates the design of a non-isolated converter that is compliant with the most stringent energy regulations, and which requires relatively few external components.

The STEVAL-ISA196V1 consumes less than 10 mW at 230 VAC mains under no-load condition and can satisfy both CoC 5 and DOE low-voltage external power supplies requirements for active mode and light-load efficiency.

The 800 V avalanche rugged Power MOSFET and the embedded protections add reliability to the power converter, rendering the VIPer11 the ideal choice for applications requiring robustness and energy-efficient performance.

## A APPENDIX A - Test equipment and measurement of efficiency and light load performance

The converter input power is measured with a wattmeter, taking simultaneous readings of the converter input current (using its internal ammeter) and voltage (using its internal voltmeter). The wattmeter is a digital instrument, so it samples the current and voltage and converts them into digital forms. The digital samples are then multiplied to give the instantaneous measured power. The sampling frequency is in the range of 20 kHz (or higher, depending on the instrument used). The reading gives the average measured power over a short time interval short period of time (1 styp.).

The following figure shows the wattmeter connected to the UUT (unit under test) and the AC source, as well as the wattmeter internal block diagram.

Figure 42. Connections of the UUT to the wattmeter for power measurements


An electronic load is connected to the output of the power converter (UUT), allowing the setting and measurement of the load current of the converter, while the output voltage is measured by a voltmeter. The output power is the product of the load current and output voltage.

The ratio between the output power and the input power measured by the wattmeter is the efficiency of the converter. It is measured under different input and output conditions acting on the AC source and on the electronic load.

With reference to Figure 42. Connections of the UUT to the wattmeter for power measurements, the UUT input current causes a voltage drop across the ammeter internal shunt resistance (the ammeter is not ideal so it has an internal resistance higher than zero) and across the cables connecting the wattmeter to the UUT.

If the switch in Figure 42. Connections of the UUT to the wattmeter for power measurements is in position 1 (see the simplified scheme in Figure 43. Switch in position 1 - setting for standby measurements) this voltage drop causes a measured input voltage higher than the input voltage at the UUT input that obviously affects the measured power. The voltage drop is generally negligible if the UUT input current is low (for example, when we are measuring the input power of a UUT in the light-load condition).

Figure 43. Switch in position 1 - setting for standby measurements


For high UUT input currents, the voltage drop can be relevant (compared to the UUT real input voltage), so in this case the switch in Figure 42. Connections of the UUT to the wattmeter for power measurements can be set to position 2 (see simplified scheme in Figure 44. Switch in position 2 - setting for efficiency measurements) where the UUT input voltage is measured directly at the UUT input terminal and the input current does not affect the measured input voltage.

Figure 44. Switch in position 2 - setting for efficiency measurements


The voltage across the voltmeter causes a leakage current inside the voltmeter itself (that is not ideal). If the switch in Figure 42. Connections of the UUT to the wattmeter for power measurements is in position 2 (see simplified scheme in Figure 44. Switch in position 2 - setting for efficiency measurements), the voltmeter leakage current is measured by the ammeter together with the UUT input current, causing a measurement error. The error is negligible if the UUT input current is much higher than the voltmeter leakage. If the UUT input current is not much higher than the voltmeter leakage current, it is probably better to set the switch in Figure 42. Connections of the UUT to the wattmeter for power measurements to position 1.

If you are not sure which measurement scheme is more suitable, you can try both and record the lower input power value.

As noted in IEC 62301, instantaneous measurements are appropriate when power readings are stable. The UUT shall be operated at $100 \%$ of nameplate output current output for at least 30 minutes (warm-up period) immediately prior to conducting efficiency measurements.

After this warm-up period, the ac input power shall be monitored for a period of 5 minutes to assess the stability of the UUT. If the power level does not drift by more than $5 \%$ from the maximum value observed, the UUT can be considered stable and the measurements can be recorded at the end of the 5-minute period.

If ac input power is not stable over a 5-minute period, the average power or accumulated energy shall be measured over time for both ac input and dc output.

Some wattmeter models allow integrating the measured input power over a time interval and then measuring the energy absorbed by the UUT during that time, from which the average input power is calculated.

AN5072

## Revision history

Table 9. Document revision history

| Date | Version | Changes |
| :---: | :---: | :--- |
| 17-Jan-2018 | 1 | Initial release. |

## Contents

1 Board and device features ..... 2
1.1 STEVAL-ISA196V1 features ..... 2
1.2 STEVAL-ISA196V1 electrical specifications ..... 2
1.3 VIPer features ..... 2
2 Circuit description ..... 3
2.1 Bill of materials ..... 3
2.2 Schematic diagram ..... 5
3 Transformer ..... 6
3.1 Drain voltage and current waveforms ..... 7
4 Testing the board ..... 8
4.1 Efficiency ..... 8
4.2 Light load performance ..... 8
5 IC features ..... 10
5.1 Soft-start ..... 10
5.2 Overload protection ..... 10
5.3 Pulse-skip mode ..... 11
5.4 Max duty-cycle counter protection ..... 12
5.5 Overtemperature protection ..... 13
5.6 Input overvoltage protection ..... 14
6 Feedback loop calculation guidelines ..... 16
6.1 Transfer function ..... 16
6.2 Compensation procedure ..... 16
7 Thermal measurements ..... 18
8 EMI measurements ..... 20
9 Board layout ..... 21
10 Conclusions ..... 23
A APPENDIX A - Test equipment and measurement of efficiency and light load performance ..... 24
Revision history ..... 27

## List of figures

Figure 1. STEVAL-ISA196V1: top view . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Figure 2. STEVAL-ISA196V1: bottom view . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Figure 3. STEVAL-ISA196V1 circuit schematic. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
Figure 4. Transformer electrical diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
Figure 5. Transformer side view . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
Figure 6. transformer pin distances (bottom view). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
Figure 7. transformer bottom view . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
Figure 8. Waveforms at $115 \mathrm{~V}_{\mathrm{AC}}$, full load . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
Figure 9. Waveforms at $230 \mathrm{~V}_{\mathrm{AC}}$, full load . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
Figure 10. Waveforms at $90 \mathrm{~V}_{\mathrm{AC}}$, full load . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
Figure 11. Waveforms at $265 \mathrm{~V}_{\mathrm{AC}}$, full load . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
Figure 12. Soft-start at full load . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
Figure 13. Soft-start at full load, zoom. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
Figure 14. OLP (fault applied during steady state operation; tovL) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
Figure 15. OLP (fault applied during steady state operation; trestart) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
Figure 16. OLP (fault maintained; $\mathrm{t}_{\mathrm{ss}}$ and $\mathrm{t}_{\mathrm{tVL}}$ ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
Figure 17. OLP (fault removed and autorestart) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
Figure 18. $\quad \mathrm{V}_{\mathrm{IN}}=230 \mathrm{~V}_{\mathrm{AC}}$, D 3 shorted, steady-state, image 1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
Figure 19. $\quad \mathrm{V}_{\mathrm{IN}}=230 \mathrm{~V}_{\mathrm{AC}}$, D 3 shorted, steady-state, image 2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
Figure 20. $\quad \mathrm{V}_{\mathrm{IN}}=230 \mathrm{~V}_{\mathrm{AC}}$, D 3 shorted, zoom . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12

Figure 22. Shut down due to max duty cycle counter (initial tripping and restart). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
Figure 23. Shut down due to max duty cycle counter (steady state) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
Figure 24. Shut down due to max duty cycle counter (steady state) - zoom . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
Figure 25. First of ten consecutive switching cycles at max duty cycle. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
Figure 26. OTP tripping and steady-state . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
Figure 27. Thermal check activation during OTP . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
Figure 28. Input OVP triggering . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Figure 29. Input OVP triggering (steady state) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Figure 30. Input OVP triggering (steady state, zoom) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Figure 31. Input OVP removed and IC restart . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Figure 32. Control loop block diagram. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
Figure 33. Thermal measurement at $90 \mathrm{~V}_{\mathrm{AC}}$, full load (bottom view) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
Figure 34. Thermal measurement at $115 \mathrm{~V}_{\mathrm{AC}}$, full load (bottom view) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
Figure 35. Thermal measurement at $230 \mathrm{~V}_{\mathrm{AC}}$, full load (bottom view) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
Figure 36. Thermal measurement at $265 \mathrm{~V}_{\mathrm{AC}}$, full load (bottom view) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
Figure 37. EMI measurements with average detector at $115 \mathrm{~V}_{\mathrm{AC}}$, full load, $\mathrm{T}_{\mathrm{AMB}}=25^{\circ} \mathrm{C}$. . . . . . . . . . . . . . . . . . . . . . 20
Figure 38. EMI measurements with average detector at $230 \mathrm{~V}_{\mathrm{AC}}$, full load, $\mathrm{T}_{\mathrm{AMB}}=25^{\circ} \mathrm{C} . \ldots$. . . . . . . . . . . . . . . . . . . 20
Figure 39. Board layout (complete). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
Figure 40. Board layout (top layer + top overlay) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
Figure 41. Board layout (bottom layer + top overlay) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
Figure 42. Connections of the UUT to the wattmeter for power measurements . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
Figure 43. Switch in position 1 - setting for standby measurements. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
Figure 44. Switch in position 2 - setting for efficiency measurements. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25

## List of tables

Table 1. STEVAL-ISA196V1 electrical specifications ..... 2
Table 2. STEVAL-ISA196V1 bill of materials ..... 3
Table 3. Transformer electrical characteristics ..... 6
Table 4. Active mode efficiency ..... 8
Table 5. CoC5 requirement and STEVAL-ISA196V1 performance at $10 \%$ output load ..... 8
Table 6. CoC5 Energy consumption criteria for no-load \& STEVAL-ISA196V1 performance ..... 9
Table 7. Light load performance ..... 9
Table 8. Efficiency @ $\mathrm{P}_{\mathrm{IN}}=1 \mathrm{~W}$ ..... 9
Table 9. Document revision history ..... 27

## IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.
Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.
ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.
Information in this document supersedes and replaces information previously supplied in any prior versions of this document.
© 2018 STMicroelectronics - All rights reserved


[^0]:    Power consumption when the power supply is not loaded is also addressed in CoC 5 . The table below demonstrates the conformance of the STEVAL-ISA196V1 with the criteria for EPS converters with nominal output power below 49 W at nominal input voltages.

