

AN4941 Application note

7 W dual output (-5 V/+7 V) non-isolated flyback converter with capacitive touch sensing using VIPer0P and STM32L052

Akshat Jain

Introduction

The STEVAL-ISA192V1 evaluation board is a 7 W double output power supply (-5 V/+7 V) based on non-isolated flyback topology using VIPer0P (zero power off-line high voltage converter) and STM32L052 (ultra-low power ARM[®] Cortex[®]-M0 plus microcontroller).

This SMPS is mainly used in electronic appliances that need to be switched on and off during their working cycle through a capacitive touch user interface or push button.

The evaluation board features:

- Smart standby architecture using the zero power mode (ZPM) for capacitive touch sensing in consumer electronics applications
- Enhanced system reliability thanks to VIPer0P 800 V avalanche rugged technology and its embedded protection
- Minimized system input power consumption: less than 30 mW at 230 V_{AC} in ZPM
- IEC55022 Class B conducted EMI compliant, even with reduced EMI filter, thanks to the frequency jittering feature
- IEC61000-4-2 (ESD), IEC61000-4-4 (EFT) and IEC61000-4-5 (Surge) compliant
- RoHS compliant



DocID029924 Rev 1

Contents

Con	tents		
1	Electrica	Il specifications and block diagram	5
2	Circuit d	escription	6
3	Schemat	tic diagram	7
4	Bill of m	aterials	8
5	Transfor	mer	12
6	Testing t	the board	13
	6.1	Efficiency	13
	6.2	Typical waveforms	17
7	VIPer0P	features	22
	7.1	Zero power mode (ZPM) interface with microcontroller	22
8	Firmwar	e implementation	26
9	Feedbac	k loop calculations	27
10	Thermal	measurements	28
11	EMI mea	surements	31
12	Immunit	y tests	
	12.1	Surge immunity test (IEC 61000-4-5)	32
	12.2	ESD immunity test (IEC 61000-4-2)	34
	12.3	Burst immunity test (IEC 61000-4-4)	35
13	Board la	yout	36
14	Reference	ces	37
15	Revision	history	



List of tables

Table 1: STEVAL-ISA192V1 electrical specifications	5
Table 2: STEVAL-ISA192V1 bill of materials	8
Table 3: Transformer characteristics	12
Table 4: Active mode efficiency	14
Table 5: CoC5 energy consumption criteria for no load and STEVAL-ISA192V1 evaluation board	
performance	16
Table 6: STEVAL-ISA192V1 user interface	22
Table 7: ZPM: switching modes	22
Table 8: Common mode surge test results	33
Table 9: Differential mode surge test results	34
Table 10: ESD contact discharge test results	34
Table 11: ESD contact discharge test results with PE connected on secondary GND	34
Table 12: ESD air discharge test results	35
Table 13: Burst test results	35
Table 14: Document revision history	38



List of figures

Figure 1: STEVAL-ISA192V1 evaluation board (top view)	1
Figure 2: STEVAL-ISA192V1 evaluation board (bottom view)	1
Figure 3: STEVAL-ISA192V1 block diagram	5
Figure 4: STEVAL-ISA192V1 circuit schematic	7
Figure 5: Transformer electrical and pin pattern diagram	12
Figure 6: Transformer size and dot location	12
Figure 7: STEVAL-ISA192V1 output load connection	13
Figure 8: Efficiency vs. output current load	14
Figure 9: Efficiency vs. input voltage at different output current load	15
Figure 10: Output voltage load regulation	15
Figure 11: Line regulation	16
Figure 12: VIPer0P drain voltage and output voltages at 85 V _{AC}	17
Figure 13: VIPer0P drain voltage and output voltages at 85 V _{AC} : zoom	18
Figure 14: VIPer0P drain voltage and output voltages at 110 V _{AC}	18
Figure 15: VIPer0P drain voltage and output voltages at 110 V _{AC} : zoom	19
Figure 16: VIPer0P drain voltage and output voltages at 230 V _{AC}	19
Figure 17: VIPer0P drain voltage and output voltages at 230 V _{AC} : zoom	20
Figure 18: VIPer0P drain voltage and output voltages at 265 V _{AC}	20
Figure 19: VIPer0P drain voltage and output voltages at 265 V _{AC} : zoom	21
Figure 20: Capacitive touch management during ZPM	23
Figure 21: Entering ZPM	24
Figure 22: Exit from ZPM	25
Figure 23: Firmware implementation	26
Figure 24: STEVAL-ISA192V1 thermal measurement at 110 V _{AC} (top side)	28
Figure 25: STEVAL-ISA192V1 thermal measurement at 110 V _{AC} (bottom side)	29
Figure 26: STEVAL-ISA192V1 thermal measurement at 230 V _{AC} (top side)	29
Figure 27: STEVAL-ISA192V1 thermal measurement at 230 V _{AC} (bottom side)	30
Figure 28: Average measurements at 115 V _{AC} , full load, T _{AMB} = 25°C	31
Figure 29: Average measurements at 230 V _{AC} , full load, T _{AMB} = 25°C	31
Figure 30: STEVAL-ISA192V1 surge improved circuit schematic	33
Figure 31: STEVAL-ISA192V1 evaluation board top layer	36
Figure 32: STEVAL-ISA192V1 evaluation board bottom layer	36

AN4941

1 Electrical specifications and block diagram

Table 1: STEVAL-ISA192V1 electrical specifications

Parameter	Value/Range
Input voltage range	85 V–265 V _{AC}
Output voltage (V _{OUT}) – I	-5 V DC
Output voltage (V _{OUT}) – II	+7 V DC
Maximum output current – I	800 mA
Maximum output current – II	420 mA
Total output power (Pout1+Pout2)	7 W
Precision of output I regulation	±5%
Max. ambient operating temperature	60 °C
Switching frequency	60 kHz





57

2 Circuit description

The power supply is based on non-isolated flyback topology. The input section includes a resistor (R1) for inrush current limiting, a diode (D3) and a Pi filter for EMC suppression.

The FB pin is the inverting input of an error amplifier and is an accurate 1.2 V voltage reference with respect to EAGND. This pin is a separate ground which can float down to -20 V with respect to the ground of the device (SGND). This allows the negative output voltage (V_{OUT} -I) to be set and tightly regulated by simply connecting EAGND to the negative rail and to a voltage divider among FB, EAGND and SGND, according to:

Equation 1

$$|V_{OUT1}| = 1.2V \cdot \left(1 + \frac{R6}{R4}\right)$$

The secondary output (V_{OUT}-II) is semi-regulated to +7 V by magnetic coupling through the two output windings turn ratio. The CRC network from COMP (the error amplifier output) to SGND pin provides frequency compensation to the feedback loop that regulates the main output voltage. PGND (the power section ground reference) is connected to SGND with the shortest track and with the lowest impedance, to avoid mismatches between the IC signal ground references and the IC power.

In normal operation, the system behaves as a standard flyback converter.

The key feature of VIPer0P is its zero power mode (ZPM), an idle state where all the internal blocks are switched off and there is no switching activity (so no voltage nor power available at the output). VIPer0P enters ZPM if the OFF pin is pulled to SGND for more than 10 ms and exits ZPM (resuming normal switching) if the ON pin is pulled to SGND for more than 20 μ s.

The system enters ZPM upon a specific user command decoded by the microcontroller which actually supervises the operation of the appliance (see *Table 7: "ZPM: switching modes"*).

In ZPM, the V_{CC} pin is charged to an internal clamp and supplies ON and OFF pins through 50 k Ω pull-up resistors, which makes it possible to source a few micro amperes at about 4 V from both pins.

In the case of STEVAL-ISA192V1, the ON pin is used to keep the MCU (featuring ultra-low voltage and ultra-low standby consumption) alive during ZPM, as shown in *Figure 3:* "*STEVAL-ISA192V1 block diagram*".



3 Schematic diagram



57

7/39

4 Bill of materials

Table 2: STEVAL-ISA192V1 bill of materials

Item	Q.ty	Ref.	Part / Value	Description	Manufacturer	Order code
1	1	U1	VIPer0P SO16N	AC-DC converter	ST	VIPER0PLD
2	1	U2	LDK220M36R SOT23-5L	DC-DC converter	ST	LDK220M36R
3	1	U3	STM32L052K6 LQFP32	32-bit MCU	ST	STM32L052K6T6
4	1	U4	EMIF04- 1502M8 Micro QFN 1.7 mm x 1.5 mm	EMI filter and ESD protection	ST	EMIF04-1502M8
5	1	D2	STPS1L60A SMA	Power Schottky rectifier	ST	STPS1L60A
6	1	D6	STPS2L60A SMA	Power Schottky rectifier	ST	STPS2L60A
7	3	D5	STTH1L06 SMA	Ultrafast diode	ST	STTH1L06A
8	2	D1, D11	BAT54 SOD- 123	Schottky diode	ST	BAT54ZFILM
9	2	Q1, Q2	2STR1160 SOT-23	NPN transistor	ST	2STR1160
10	2	D3, D4	IN4007 1000 V/1 A SMA	Rectifier diode	ONSemiconductors	MRA4007T3G
11	2	D7, D8	1N4148 SOD- 80	Signal diode	Fairchild Semiconductor	LL4148
12	1	D10	SMD 1206	Green LED	ANY	ANY
13	3	C1, C8, C11	10 μF, 16 V, ±10%, SMD, 0805	Ceramic capacitors	ANY	ANY
14	2	C2, C4	15 μF, 450 V, ±20%, 10 mm	Electrolytic capacitors	Nichicon	UVC2G150MPD
15	2	C3, C6	470 μF, 16 V, ±20%, 10 mm	Electrolytic capacitors	ANY	ANY
16	1	C5	1 nF, 630 V, ±5%, SMD 1206	Ceramic capacitor	TDK	C3216C0G2J102JT
17	1	C7	100 μF, 16 V, ±20%, 10 mm	Electrolytic capacitor	ANY	ANY



AN4941

Bill of materials

Item	Q.ty	Ref.	Part / Value	Description	Manufacturer	Order code
18	3	C9, C26, C27	100 pF, 16 V, ±10%, SMD, 0805	Ceramic capacitors	ANY	ANY
19	2	C10, C12	22 μF, 16 V, ±10%, SMD, 0805	Ceramic capacitors	ANY	ANY
20	4	C16, C20, C28, C29	220 pF, ±10%, SMD, 0805	Ceramic capacitors	ANY	ANY
21	1	C13	1 nF, 16 V, ±10%, SMD, 0805	Ceramic capacitor	ANY	ANY
22	1	C14	150 nF, 16 V, ±10%, SMD, 0805	Ceramic capacitor	ANY	ANY
23	6	C15, C17, C18, C21, C24, C25	100 nF, 16 V, ±10%, SMD, 0805	Ceramic capacitors	ANY	ANY
24	1	C19	47 nF, 16 V, ±10%, SMD, 0805	Ceramic capacitor	ANY	ANY
25	2	C22, C23	2 pF, 16 V, ±10%, SMD, 0805	Ceramic capacitors	ANY	ANY
26	1	R1	10E NTC, ±20%	Inrush current limiter	EPCOS	B57153S100M
27	1	R7	10E, 1/4 W, ±5%, SMD, 1206		ANY	ANY
28	1	R2	220 K, 1/4 W, ±10%, SMD, 1206		ANY	ANY
29	1	R3	10 K, 1/4 W, ±10%, SMD, 1206		ANY	ANY
30	2	R13, R22	10 K, 1/8 W, ±10%, SMD, 0805		ANY	ANY
31	1	R4	47 K, 1/8 W, ±1%, SMD, 0805		ANY	ANY



Bill of materials

Jilaio						
Item	Q.ty	Ref.	Part / Value	Description	Manufacturer	Order code
32	2	R20, R21	0E, 1/8 W, ±10%, SMD, 0805		ANY	ANY
33	1	R6	150 K, 1/8 W, ±1%, SMD, 0805		ANY	ANY
34	1	R8	82 K, 1/8 W, ±10%, SMD, 0805		ANY	ANY
35	1	R15	100 K, 1/8 W, ±10%, SMD, 0805		ANY	ANY
36	1	R11	1 K, 1/8 W, ±10%, SMD, 0805		ANY	ANY
37	5	R12, R14, R16, R17, R18	470 K, 1/8 W, ±10%, SMD, 0805		ANY	ANY
38	1	R19	470E, 1/8 W, ±10%, SMD, 0805		ANY	ANY
39	1	R10	1M-DNM, 1/8 W, ±10%, SMD 0805		ANY	ANY
40	1	L1	1 mH, 200 mA, ±5%	Inductor	EPCOS	B82144A2105J
41	1	L3	4.7 μH, 1 A, ±20%, SMD	Inductor	Taiyo Yuden	NR4012T4R7M
42	1	T1	2.5 mH, ±10%	Transformer	Wurth Elektronik	750314288
43	1	J1	CON2, 5 mm	I/P terminal block	ANY	ANY
44	1	J2	CON3, 5 mm	O/P terminal block	ANY	ANY
45	2	J6, J7	2.54 mm		ANY	ANY
46	1	J3	CON10	SWD connector	CNC Tech	3220-10-0100-00
47	1	SW1	SPST, 0.05 A, SMD 2-PIN	Push button	Multicomp	9471898
48	2	S1, S2	Switch Tactile - SPST 0.05A SMD 4-PIN	Push button	TE Connectivity	FSM4JSMATR

DocID029924 Rev 1



AN4941

Bill of materials

ltem	Q.ty	Ref.	Part / Value	Description	Manufacturer	Order code
49	1	RV1	MOV 275 Vac 7.5mm	Varistor	Wurth Elektronik	820 412 711
50	1	F1	1 A, 5 mm	Fuse	LittleFuse	39211000000



5 Transformer

Table 3: Transformer characteristics

Parameter	Value	Test conditions
Manufacturer	Wurth	
Order code	750314288 Rev0	
Primary inductance (pins 3 - 4)	2.5 mH ±10%	Measured at 10 kHz, 0.1 V_{AC}
Leakage inductance	42 to 84 µH	Measured at 10 kHz, 0.1 V_{AC}
Primary to secondary 1 turn ratio (4 - 2)/(8 - 7)	(14.23):(1.00), ±1%	
Primary to secondary 2 turn ratio (4 - 2)/(10 - 9)	(10.27):(1.00), ±1%	

Figure 5: Transformer electrical and pin pattern diagram



Figure 6: Transformer size and dot location





6 Testing the board

At board power on, LED D10 blinks five times to indicate that the evaluation board has been powered via input mains voltage.

6.1 Efficiency

The active mode efficiency is defined as the average of the efficiencies measured at 25%, 50%, 75% and 100% of the maximum load, at nominal input voltages (115 V_{AC} and 230 V_{AC}). External power supplies need to comply with the Code of Conduct, version 5 "Active mode efficiency" criterion, which, for a power throughput of 7 W, states an active mode efficiency higher than 80% (CoC5). Another standard to be applied is the DOE (department of energy) recommendation, whose active mode efficiency requirement for the same power throughput is 79.8%.

The above mentioned requirements only refer to single output converters, which is not the case of the STEVAL-ISA192V1, which has two outputs and a microcontroller powered up for capacitive touch sensing. However, just to give an indication of its performance, the measurements were conducted by connecting the load across the V_{OUT})-I and V_{OUT}-II lines, as shown in the following figure.





2

The efficiency of the power supply is being adversely affected by the double voltage drop across D2 and D6, and also by the current consumed in powering the microcontroller on. In an SMPS with a single secondary rectifier, it is reasonable to expect 4-5% higher efficiency values.



V _{IN}	STEVAL-ISA192V1 performance	CoC5 requirements for Pout = 7 W	DOE requirement for Pout = 7 W
115 V _{AC}	72.1%	809/	70.0%
230 V _{AC}	70.3%	80%	79.8%







The maximum output load considered in the figure above is 0.5 A ($P_{OUT}=12*0.5=6$ W).





Figure 10: Output voltage load regulation 12.40 12.30 12.20 **—**265 Vac () 12.10 Nont () 12.00 **–** 230 Vac — 180 Vac 11.90 🗕 115 Vac 11.80 - 90 Vac 11.70 0.050 0.125 0.250 0.375 0.500 Output current (A)





In version 5 of the Code of Conduct, the power supply power consumption is also considered when it is not loaded.

The table below shows the compliance criteria for EPS converters with nominal output power below 49 W and the evaluation board no-load input power consumption measurements. Performance is well above the requirements.

In the same table, the ZPM consumption of the evaluation board is also reported. In ZPM, the power consumption from the mains at 230 V_{AC} can go below 5 mW; the STEVAL-ISA192V1 consumption is 30 mW due to the MCU polling strategy implemented at firmware level.

Table 5: CoC5 energy consumption criteria for no load and STEVAL-ISA192V1 evaluation
board performance

Max P _{IN} req. in no load (0.3 W < P _{no load} < 49 W)	STEVAL-ISA192	V1 P _{IN} cons	umption
CoC5	V - 220 V	No load	ZPM
75mW	$v_{\rm IN} = 230 v_{\rm AC}$	30mW	29mW



6.2 Typical waveforms

ViPer0P drain voltage and output voltage waveforms under full load conditions for the different input voltages are reported in the following figures.



Figure 12: VIPer0P drain voltage and output voltages at 85 V_{AC}





DocID029924 Rev 1

57

57



Figure 16: VIPer0P drain voltage and output voltages at 230 $V_{\mbox{\scriptsize AC}}$ Tek PreVu 3 $V_{OUT} - II \rightarrow +7V$ VIPer0P → Mosfet Drain Voltage 1 100kS/s 100k points 2.00 V 100 V BW 2.00 V Bw) (100ms (4) 2.44 V B Value -5.08 V Mean -5.08 Min -5.08 Max -5.00 Std Dev Min 17.5m

DoclD029924 Rev 1



Figure 18: VIPer0P drain voltage and output voltages at 265 VAC



DocID029924 Rev 1





VIPer0P features 7

VIPer0P is a high-voltage converter that smartly integrates an 800 V avalanche rugged power MOSFET with PWM current mode control.

This IC is capable of meeting the most stringent energy saving standards thanks to its very low consumption and pulse frequency modulation under light load.

The ZPM feature allows the VIPer0P to work in an idle state (the system is totally shut down). A microcontroller can be easily connected to the IC for smart ZPM management and it can be supplied by the IC itself during the idle state.

The embedded HV startup, sense FET, error amplifier and oscillator with jitter allow a complete application to be designed with a minimum number of components.

In flyback non-isolated topology, a negative output voltage is easily set thanks to the integrated error amplifier with separate ground (for further details, refer to AN4836: "STEVAL-ISA174V1: VIPer0P 7W double output non-isolated flyback" and VIPer0P datasheet on www.st.com).

7.1 Zero power mode (ZPM) interface with microcontroller

In normal operation, STEVAL-ISA192V1 behaves as a standard flyback converter. Upon a specific user command decoded by the microcontroller, the system enters the zero power mode: there is no switching activity, thus, no voltage is available at the output.

In this particular case, the microcontroller still remains ON and may also be used to switch OFF the main load (in case of larger appliances like washing machines, etc.).

The key blocks of the VIPer0P that remain alive are the "Zero-Power Logic" block and the resistive Vcc pull-ups, providing some microamperes at about 4 V from ON and OFF pins, so either of them can be used to provide a small current to supply the microcontroller during ZPM.

STEVAL-ISA192V1 is equipped with two push buttons and two capacitive touch switches, which can be used to enter or exit ZPM as per the following table.

STEVAL-ISA192V1 user interface	Enter ZPM	Exit ZPM
Capacitive touch	S2	S1
Push buttons	KEY2	KEY1

Table 6: STEVAL-ISA192V1 user interface

STEVAL-ISA192V1 enters the ZPM by pulling VIPer0P OFF pin to SGND for more than 10 ms (see Figure 21: "Entering ZPM").

The evaluation board exits the ZPM by pulling VIPer0P ON pin to SGND for more than 20 µs (see Figure 22: "Exit from ZPM").

Table 7. ZFW. Switching modes				
ENTER ZPM from normal mode	Exit ZPM to normal mode			
OFF pin is forced to SGND for more than 10 ms	ON pin is forced to SGND for more than 20 μs			



The ZPM is characterized by the following features:

- no switching activity, nor voltage or power output;
- HV current source charges V_{CC} at 13 V and does not perform its usual functions;
- all IC circuits, except the ones needed to exit ZPM, are turned off, reducing the controller consumption to the minimum.

In ZPM the power consumption from the mains at 230 V_{AC} can go below 5 mW; the STEVAL-ISA192V1 consumption is 30 mW: to keep capacitive touch active, the microcontroller (MCU) polls at fixed time interval by enabling voltage regulator.







Tek Stop

3

1

4

2

1 2.00 V

🕕 Min

№ (2) 2.00 V Value M -5.00 V -

100 V

Min -5.00

• 6 Mean -2.58

B_W (4)

Max -120m



2.00 V %) Std Dev 2.79

100ms

1+▼302.000

100kS/s 100k points

2 l 1.96 V

DocID029924 Rev 1







During exit from zero power mode, the evaluation board LED D10 blinks three times to indicate evaluation board exit from the ZPM.



8 Firmware implementation

The STEVAL-ISA192V1 uses the VIPer0P ZPM feature through a sophisticated algorithm in the STM32 ROM as shown in *Figure 23: "Firmware implementation"*.

The CPU is powered from LDO when the SMPS is in normal switching and during ZPM CPU is powered from VIPer0P ON pin through D7 and D8 series diode.

During normal switching, SWITCH S2 (push button) and KEY2 (capacitive touch) can be used to make VIPer0P enter ZPM. SWITCH S2 is connected to a microcontroller through a digital input PA3 GPIO pin and it is configured in interrupt mode. KEY 2 is connected to a microcontroller through a TSC_G1_IO3.

The microcontroller continuously polls to check if there is any capacitive touch. On a valid press, the microcontroller pulls OFF pin to SGND. After making VIPer0P enter ZPM, the microcontroller itself enters stop mode for low power consumption.

SWITCH S1 (push button) and KEY1 (capacitive touch) can be used to make VIPer0P exit from ZPM. SWITCH S1 is connected to a microcontroller through a digital input PA4 GPI0 pin and it is configured as a wake up interrupt for the microcontroller. KEY 2 is connected to a microcontroller through a TSC_G1_IO2.

The microcontroller wakes up after a configured interval of time and check if there is any capacitive touch: if not, the microcontroller enters stop mode again. On a valid press, the microcontroller pulls ON pin to SGND. The time interval is a continuous polling of capacitive touch from the final user perspective.



Figure 23: Firmware implementation

DocID029924 Rev 1



AN4941

9 Feedback loop calculations

For design calculations, transfer function and compensation loop, refer to AN4836 "STEVAL-ISA174V1: VIPer0P 7W double output non-isolated flyback" and VIPer0P datasheet on www.st.com.



10 Thermal measurements

A thermal analysis of the board was performed using an IR camera at 110 V_{AC} and 230 V_{AC} mains input, under full load condition with an ambient temperature of 25°C. The results are shown in the following figures.







57

Thermal measurements





AN4941

11 EMI measurements

A pre-compliant test to EN55022 (Class B) European normative has been performed using an EMC analyzer and a LISN. The results are shown in the following figures.







Figure 29: Average measurements at 230 V_{AC}, full load, T_{AMB} = 25°C

57

12 Immunity tests

The board was submitted to immunity tests according to IEC61000 and their results are classified according to the standard criteria:

- A: normal performance;
- B: temporary degradation or loss of function or performance, with automatic return to normal operation;
- C: temporary degradation or loss of function, with external intervention to re-cover normal operation
- D: degradation or loss of function, necessary substitution of damaged components to recover normal operation

12.1 Surge immunity test (IEC 61000-4-5)

The test conditions are:

- repetition rate: 1 minute (5 positive and 5 negative surges)
- applied to input lines vs. EARTH common mode
- applied to both input lines (L vs. N) differential mode
- reference plane connected to Protected Earth according to the normative.

In order to pass the test, the STEVAL-ISA192V1 schematic diagram has been modified with the additions highlighted in the figure below, consisting of a two 2.2 nF Y1 capacitor in series. The common point of the capacitors is the Protected Earth, which during the tests has to be connected to the reference plane, according to the normative.

The input voltage has been set to 230 V_{AC} and the output at 10% of full load, proper operation has been checked through a current probe connected to the output.





Table 8:	Common	mode s	surge	test	results
----------	--------	--------	-------	------	---------

Noise injection	Surge level	Polarity	Result	Criterion
L vs. PE	2 kV	Positive	PASS	A
N vs. PE	2 kV	Positive	PASS	A
L vs. PE	2 kV	Negative	PASS	A
N vs. PE	2 kV	Negative	PASS	А

57

DocID029924 Rev 1

33/39

Noise injection	Surge level	Polarity	Result	Criterion
L vs. N	2 kV	Positive	PASS	A
L vs. N	2 kV	Negative	PASS	А

Performed tests show that the board withstands the lightning disturbances applied to input line in common mode and differential mode for each severity level.

12.2 ESD immunity test (IEC 61000-4-2)

The test conditions are:

- Contact discharge and air discharge methods
- Discharge circuit150 pF/330 Ω
- Polarity: positive/negative

The setting of *Figure 30:* "*STEVAL-ISA192V1 surge improved circuit schematic*" allowed passing also the ESD test.

The key point is the filtering of the sensitive pins ON, OFF and EAGND through 220 pF ceramic capacitors to SGND. The purpose of the input filter (varistor and the 2.2 nF Y1 capacitors, C0a and C0b) is only to provide the Protected Earth (common point of the capacitors) for the ESD signal correct coupling according to the IEC 61000-4-2 normative.

The input voltage has been set to 230 V_{AC} and the output at 10% of full load, proper operation has been checked through a current probe connected to the output.

The test results are listed in the following tables.

Noise injection	ESD level	Polarity	Result	Criterion
L vs. PE	10 kV	Positive	PASS	А
L vs. PE	10 kV	Negative	PASS	А
N vs. PE	10 kV	Positive	PASS	А
N vs. PE	10 kV	Negative	PASS	A

Table 10: ESD contact discharge test results

Noise injection	ESD level	Polarity	Result	Criterion
L vs. GND	8 kV	Positive	PASS	A
L vs. GND	8 kV	Negative	PASS	А
N vs. GND	8 kV	Positive	PASS	А
N vs. GND	8 kV	Negative	PASS	А



Noise injection	ESD level	Polarity	Result	Criterion
Horizontal coupling plane	20 kV	Positive	PASS	А
Horizontal coupling plane	20 kV	Negative	PASS	А
Vertical coupling plane	20 kV	Positive	PASS	А
Vertical coupling plane	20 kV	Negative	PASS	А

12.3 Burst immunity test (IEC 61000-4-4)

The test was performed on a single test board. The input voltage was set to 230 V_{AC} , the output was loaded with 10% of the nominal load and the proper operation was verified by connecting a current probe to the output.

The test conditions are:

- polarity: positive/negative
- burst duration: 15 ms ±20 % at 5 kHz
- burst period: 300 ms ±20 %
- duration time: 1 minute
- applied to: AC lines through integrated capacitive coupling clamp.

The test can be passed with the original setting (); the key point is the filtering of the sensitive pins ON, OFF and EAGND through 220 pF ceramic capacitors to SGND. The input voltage has been set to 230 V_{AC} and the output at 10% of full load; proper operation has been checked through a current probe connected to the output.

Table 13: Burst test results				
Noise injection	Burst level	Polarity	Result	Criterion
L	4 kV	Positive	PASS	А
Ν	4 kV	Positive	PASS	A
PE	4 kV	Positive	PASS	A
L/PE	4 kV	Positive	PASS	A
N/PE	4 kV	Positive	PASS	А
L/N	4 kV	Positive	PASS	В
L/N/PE	4 kV	Positive	PASS	А
L	4 kV	Negative	PASS	А
Ν	4 kV	Negative	PASS	А
PE	4 kV	Negative	PASS	А
L/PE	4 kV	Negative	PASS	А
N/PE	4 kV	Negative	PASS	А
L/N	4 kV	Negative	PASS	A
L/N/PE	4 kV	Negative	PASS	A

The test results are listed in the following table.



13 Board layout





Figure 32: STEVAL-ISA192V1 evaluation board bottom layer



14 References

- 1. VIPer0P datasheet
- 2. Application note: AN4836 STEVAL-ISA174V1: VIPer0P 7 W double output non-isolated flyback
- 3. STM32L052xx datasheet
- 4. IEC 61000-4-2
- 5. IEC 61000-4-4
- 6. IEC 61000-4-5



15 Revision history

Table 14: Document revision history

Date	Version	Changes
10-Apr-2017	1	Initial release



AN4941

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved

