## DISPLAY Elektronik GmbH

# DATA SHEET

LCD MODULE

## **DEM 128064S FGH-PW**


**Product Specification** 

**Version: 1** 

## **Revision Record**

DATE	VER.	DESRIPTION	NOTE
07.02.2013	0	Specification released	-
22.02.2013	1	Revise Optical Characteristics	-

## **LCM Dimension**



## **CONTENTS**

1.	PRC	DUCT SPECIFICATIONS	5
	1.1	General	5
	1.2	Mechanical Characteristics	5
	1.3	Absolute Maximum Ratings	6
	1.4	Electrical Characteristics	6
	1.5	Optical Characteristics Absolute maximum ratings	6
	1.6	Optical Characteristics	7
	1.7	LED Back-light Characteristics	8
2.	REL	JABILITY	9
3.	OPE	RATING INSTRUCTIONS	10
	3.1	Input signal Function	10
	3.2	Voltage Generator Circuit	12
	3.3	Timing Diagram	14
4.	NO	TES	17

### 1. PRODUCT SPECIFICATIONS

#### 1.1 General

• 128 x 64 dot matrix LCD

• FSTN, Positive Mode

• Transflective, Wide Temperature Range

• 6 o'clock

• Backlight: Edge LED (White)

• Multiplexing Driving: 1/65duty, 1/9bias

• Controller IC: ST7565S-G (Sitronix)

#### 1.2 Mechanical Characteristics

Item	Characteristic
Dot configuration	128 x 64
Dot dimensions(mm)	0.48 x 0.48
Dot spacing (mm)	0.52 x 0.52
Module dimensions (Horizontal × Vertical × Thickness, mm)	80.00 x 54.00 x 9.70 max.
Viewing area (Horizontal × Vertical, mm)	70.70 x 38.80
Active area (Horizontal × Vertical, mm)	66.52 x 33.24
Backlight outline dimension	80.00 x 54.00 x 9.70

### 1.3 Absolute Maximum Ratings (Without LED Backlight)

Characteristic	Symbol	Unit	Value
Operating Voltage (logic)	$V_{ m DD}$	V	-0.3 to +5.0
Input Voltage	$V_{IN}$	V	-0.3 to V <sub>DD</sub> +0.3

Note 1: Referenced to  $V_{SS}=0V$ 

#### 1.4 Electrical Characteristics (Without LED Backlight)

Characteristic	Symbol	Condition	Min.	Тур.	Max.	Unit
Operating Voltage(logic)	$ m V_{DD} ext{-}V_{SS}$	:	3.0	3.3	3.6	V
Input Voltage	$V_{IH}$	1	$0.8V_{DD}$		$\mathbf{V}_{\mathbf{DD}}$	$\mathbf{v}$
	$\mathbf{V}_{\mathbf{IL}}$	-	$\mathbf{V}_{\mathbf{SS}}$		$0.2V_{DD}$	V
Output Voltage	$V_{OH}$	I <sub>OH</sub> =-0.1mA	$0.8V_{DD}$		$\mathbf{V}_{\mathbf{DD}}$	V
Output voltage	$ m V_{HL}$	$I_{OL}$ =0.1mA	$\mathbf{V_{SS}}$		$0.2V_{DD}$	V
Current Consumption	$I_{DD}$	$V_{IN}=V_{DD}$		0.05	1	mA

#### 1.5 Optical Characteristics Absolute Maximum Ratings

Item	Symbol	Rating	Unit
Operating temperature range	Тор	-20~70	°C
Storage temperature range	Tst	-30~80	°C

#### 1.6 Optical Characteristics


1/65 duty, 1/9bias, Vlcd=9.5V, Ta=25

Item	Symbol	Conditions	Min.	Тур.	Max	Reference
	Vlcd=VDD-VO		9.2	9.5	9.8	V
Driving voltage		-20°C	9.5	9.8	10.1	V
Driving voltage	Vlcd	+25°C	9.2	9.5	9.8	V
		+70°C	8.9	9.2	9.5	V
Viewing angle	θ	C <u>≥</u> 2.0,Ø=0°C	30°	1		Notes 1 & 2
Contrast	С	θ=5°, Ø=0°	3.0	-	-	Note 3
Response time(rise)	ton	θ=5°, Ø=0°	-		198ms	Note 4
Response time(fall)	toff	θ=5°, Ø=0°	-	-	176ms	Note 4


Contrast

Note 1: Definition of angles  $\theta$  and  $\emptyset$ 

Note 2: Definition of viewing angles  $\theta 1$  and  $\emptyset 2$ 



Light (when transmitted )  $Y(\varnothing=0\circ)$   $(\theta=90\circ)$ 





viewing angle  $\theta$  ( $\Phi$ fixed)


Note: Optimum viewing angle with the naked eye and viewing angle  $\theta$  at Cmax. Above are not always the same

Note 3: Definition of contrast C

Note 4: Definition of response time







 $V_{OPR}$  : Operating voltage  $f_{FRM}$  : Frame frequency  $t_{ON}$  : Response time (rise)  $t_{OFF}$  : Response time

(fall)

## 1.7 LED Backlight Characteristics

#### 1.7.1 Electrical / Optical Specifications

 $Ta = 25^{\circ}C$ 

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Forward voltage	$V_{\mathrm{f}}$	If=80mA, White	3.0	3.2	3.4	V
LED *Luminous Intensity	$I_{V}$	If=80mA, White	400	450	1	Cd/m2
Chromaticity	X	If=80mA,	0.26	0.29	0.32	
Coordinate	y	White	0.27	0.30	0.33	
Reverse Current	$I_R$	VR=5V, White			80	uA

Note: \* Measured at the bare LED Backlight Unit.

#### 2.7.2 LED Maximum Operating Range

Item	Symbol	White	Unit
Power Dissipation	$P_{AD}$	340	mW
Forward Current	$I_{\mathrm{F}}$	100	mA
Reverse Voltage	$V_R$	5	V

#### 2. RELIABILITY

#### 2.1 Reliability

Test item	Test condition	Evaluation and assessment
Operation at high temperature and humidity	40 °C±2 °C 90% RH for 500hours	No abnormalities in functions* and appearance**
Operation at high temperature	60 °C±2 °C for 500 hours	No abnormalities in functions* and appearance**
Heat shock	-20± ~ +60 °C Left for 1 hour at each temperature, transition time 5 min, repeated 10times	No abnormalities in functions* and appearance**
Low temperature	-20±2 °C for 500 hours	No abnormalities in functions* and appearance**
Vibration	Sweep for 1 min at 10 Hz, 55Hz, 10Hz, amplitude 1.5mm 2 hrs each in the X,Y and Z directions	No abnormalities in functions* and appearance**
Drop shock	Dropped onto a board from a height of 10cm	No abnormalities in functions* and appearance**

<sup>\*</sup> Dissipation current, contrast and display functions

## 2.2 Liquid crystal panel service life 100,000 hours minimum at 25 °C±10 °C

2.3 definition of panel service life

- Contrast becomes 30% of initial value
- Current consumption becomes three times higher than initial value
- Remarkable alignment deterioration occurs in LCD cell layer
- Unusual operation occurs in display functions

<sup>\*\*</sup> Polarizing filter deterioration, other appearance defects

## 3. OPERATING INSTRUCTIONS

3.1 Input Signal Function

	nput Signal			
Pin No	Symbol	I/O	Function	
1	/CS1	ı	This is the chip select signal. When CS1 = "L" and CS2 = "H," then the	
			chip select becomes active, and data/command I/O is enabled.	
2	2 /RES		When RES is set to "L," the settings are initialized. The reset operation	
	/KES		is performed by the RES signal level.	
			This is connect to the least significant bit of the normal MPU address	
		_	bus, and it determines whether the data bits are data or a command.	
3	A0	ı	A0 = "H": Indicates that D0 to D7 are display data.	
			A0 = "L": Indicates that D0 to D7 are control data.	
			When connected to an 8080 MPU, this is active LOW.	
			(R/W) This terminal connects to the 8080 MPU WR signal. The signals	
			, ,	
4	WR(R/W)	I	on the data bus are latched at the rising edge of the WR signal.	
			• When connected to a 6800 Series MPU:	
			This is the read/write control signal input terminal.	
			When R/W = "H": Read. When R/W = "L": Write.	
			When connected to an 8080 MPU, this is active LOW.	
			(E) This pin is connected to the RD signal of the 8080 MPU, and the	
5	RD(E)	RD(E)	ST7565S series data bus is in an output status when this signal is "L".	
			• When connected to a 6800 Series MPU, this is active HIGH.	
			This is the 6800 Series MPU enable clock input terminal.	
			This is an 8-bit bi-directional data bus that connects to an 8-bit or 16-bit	
	Do ( Do		standard MPU data bus. When the serial interface is selected (P/S =	
	D0 to D5		"L"):	
6~13	D6 (SCL)	I/O	D0 to D5 are set to high impedance.	
	D7 (SI)		D6: the serial clock input (SCL); D7: serial data input (SI).	
			When the chip select is not active, D0 to D7 are set to high impedance.	
14	VDD	PS	Shared with the MPU power supply terminal Vcc.	
15	VSS	PS	This is a 0V terminal connected to the system GND.	
. •			DC/DC voltage converter. Connect a capacitor between this terminal	
16	16 VOUT	0	and VSS.	
17	CAP5-	0	DC/DC voltage converter. Connect a capacitor between this terminal	
				and the CAP1+ terminal.
18	CAP3-	0	DC/DC voltage converter. Connect a capacitor between this terminal	
	5/11 0		and the CAP1+ terminal.	
19	CAP1+	CAP1+ O	DC/DC voltage converter. Connect a capacitor between this terminal	
13	CAP I+		and the CAP1- terminal.	
20	CAD4		DC/DC voltage converter. Connect a capacitor between this terminal	
20	CAP1-	0	and the CAP1+ terminal.	
21	CAP2-	0	DC/DC voltage converter. Connect a capacitor between this terminal	
		_	1 3 3 3 4 3 4 3 4 3 4 3 4 3 4 3 4 3 4 3	

			and the CAP2+ terminal.			
	_		DC/DC voltage converter. Connect a capacitor between this terminal			
22	CAP2+	0	and the CAP2- terminal.			
	_		DC/DC voltage converter. Connect a capacitor between this terminal			
23	CAP4-	0	and the CAP2+ terminal.			
			This is the internal-output VREG power supply for the LCD power			
24	VRS	PS	supply			
			voltage regulator.			
			This is a multi-level power supply for the liquid crystal drive. The voltage			
			Supply applied is determined by the liquid crystal cell, and is changed			
			through the use of a resistive voltage divided or through changing the			
25~29	V1,V2, V3,V4, V5	PS	impedance using an op.amp. Voltage levels are determined based on			
	V3,V4, V5		VDD, and must maintain the			
			relative magnitudes shown below.			
			VDD (= V0) ≧V1 ≧V2 ≧V3 ≧V4 ≧V5			
			Output voltage regulator terminal. Provides the voltage between VDD			
			and			
30	VR	I	V5 through a resistive voltage divider.			
			IRS = "L": the V5 voltage regulator internal resistors are not used.			
			IRS = "H": the V5 voltage regulator internal resistors are used.			
			This is the MPU interface switch terminal.			
31	C86	I	C86 = "H": 6800 Series MPU interface. C86 = "L": 8080 MPU			
			interface.			
			This is the parallel data input/serial data input switch terminal.			
			P/S = "H": Parallel data input. P/S = "L": Serial data input.			
			The following applies depending on the P/S status:  P/S Data/Comman Data Read/Write Serial Clock			
32	P/S	1	"H" A0 D0 to D7 RD, WR X			
	170	•	"L" A0 SI (D7) Write only SCL (D6)			
			When P/S = "L", D0 to D5 may be "H", "L" or Open.			
			RD (E) and WR (R/W) are fixed to either "H" or "L".			
			With serial data input, It is impossible read data from RAM .			
			This is the power control terminal for the power supply circuit for liquid			
33	/HPM	I	crystal drive. /HPM = "H": Normal mode /HPM = "L": High power			
			mode			
			This terminal selects the resistors for the V5 voltage level adjustment.			
	IRS		IRS = "H": Use the internal resistors			
34		I	IRS = "L": Do not use the internal resistors. The V5 voltage level is			
			regulated by an external resistive voltage divider attached to the VR			
			terminal			

Table 1

P/S	/CS1	CS2	<b>A</b> 0	/RD	/WR	C86	D7	D6	D5~D0
H: Parallel Input	/CS1	CS2	A0	/RD	WR	C86	D7	D6	D5~D0
L: Serial Input	/CS1	CS2	A0	_	_	_	SI	SCL	(HZ)

<sup>&</sup>quot;-" indicates fixed to either "H" or to "L"


#### Table 2


C86 (P/S=H)	/CS1	CS2	<b>A</b> 0	E(/RD)	R/W(/WR)	D7~D0
H: 6800 Series	/CS1	CS2	A0	E	R/W	D7~D0
L: 8080 Series	/CS1	CS2	A0	/RD	/WR	D7~D0

#### Table 3

Shared 6800 Series		8080	Series	Function		
A0	R/W /RD /WR		/WR	Fullction		
1	1	0	1	Reads the display data		
1	0	1	0	Writes the display data		
0	1	0	1	Status read		
0	0	1	0	Write control data (command)		


#### 3.2 Voltage Generator Circuit






## 3.3 Timing Diagram


#### System Bus Read/Write Characteristics 1 (For the 8080 Series MPU)



Item	Signal	Symbol	Condition	Rating		Units
Item	Signai	Symbol	Condition	Min	Max.	Offics
Address hold time	4.0	t <sub>AH8</sub>		0		ns
Address setup time	A0	$t_{AW8}$		0	1	ns
System cycle time	A0	$t_{\rm CYC8}$		240		
Control L pulse width (WR)	Control L pulse width (WR) WR			80	1	ns
Control L pulse width (RD)	RD	$t_{CCLR}$		140		ns
Control H pulse width (WR)	WR	$t_{\rm CCHW}$		80		ns
Control H pulse width (RD)	RD	$t_{CCHR}$		80		ns
		$t_{ m DS8}$		40		ns
RD access time	D0 to	$t_{\mathrm{DH8}}$		10		ns
Output disable time	D7	t <sub>ACC8</sub>	C <sub>L</sub> =100pF		70	ns
		t <sub>OH8</sub>		5	50	ns



Itam	Cional	Symbol	Condition	Rating		Units
Item	Signal		Condition	Min	Max.	Omis
Address hold time	4.0	$t_{AH8}$		0		ns
Address setup time	A0	$t_{AW8}$		0		ns
System cycle time	A0	$t_{CYC8}$		240		
Control L pulse width (WR)	WR	$t_{CCLW}$		80		ns
Control L pulse width (RD)	RD	$t_{CCLR}$		140		ns
Control H pulse width (WR)	WR	$t_{\rm CCHW}$		80		ns
Control H pulse width (RD)	RD	$t_{CCHR}$		80		ns
		$t_{ m DS8}$		40		ns
RD access time	D0 to	$t_{\mathrm{DH8}}$		10		ns
Output disable time	D7	t <sub>ACC8</sub>	C -100 <sub>p</sub> E		70	ns
		t <sub>OH8</sub>	$C_L=100pF$	5	50	ns



Item	Signal	Symbol	Condition	Rating		Units
Item				Min	Max.	Offics
Serial Clock Period	SCL	Tscyc		50	1	ns
SCL "H" pulse width	SCL	Tshw		25		ns
SCL "L" pulse width		TSLW		25		ns
Address setup time	A0	TSAS		20		ns
Address hold time	AU	Tsah		10		ns
Data setup time	SI	Tsds		20		ns
Data hold time	Si	TSDH		10		ns
CS-SCL time	CS	Tcss		20		ns
CS-SCL time	US	Tcsh		40		ns

#### 4. NOTES

#### <u>Safety</u>

• If the LCD panel breaks, be careful not to get the liquid crystal in your mouth. If the liquid crystal touches your skin or clothes, wash it off immediately using soap and plenty of water.

#### **Handling**

- Avoid static electricity as this can damage the CMOS LSI.
- The LCD panel is plate glass; do not hit or crush it.
- Do not remove the panel or frame from the module.
- The polarizing plate of the display is very fragile; handle it very carefully

#### Mounting and Design

- Mount the module by using the specified mounting part and holes.
- To protect the module from external pressure, leave a small gap by placing transparent plates (e.g. acrylic or glass) on the display surface, frame, and polarizing plate
- Design the system so that no input signal is given unless the power-supply voltage is applied.
- Keep the module dry. Avoid condensation, otherwise the transparent electrodes may break.

#### **Storage**

- Store the module in a dark place where the temperature is 25 °C±10 °C and the humidity below 65% RH.
- Do not store the module near organic solvents or corrosive gases.
- Do not crush, shake, or jolt the module (including accessories).

#### Cleaning

- Do not wipe the polarizing plate with a dry cloth, as it may scratch the surface.
- Wipe the module gently with soft cloth soaked with a petroleum benzine.
- Do not use ketonic solvents (ketone and acetoe) or aromatic solvents (toluene and xylene), as they may damage the polarizing plate.