DISPLAY Elektronik GmbH

DATA SHEET

LCD MODULE

DEM 128064Q SBH-PW-N


Product Specification

Version: 1

Revision Record

DATE	VER.	DESRIPTION	NOTE
07.02.2013	0	Specification released	-
22.02.2013	1	Revise Optical Characteristics	-

LCM Dimension



CONTENTS

1.	PRC	DUCT SPECIFICATIONS	5
	1.1	General	5
	1.2	Mechanical Characteristics	5
	1.3	Absolute Maximum Ratings	6
	1.4	Electrical Characteristics	6
	1.5	Optical Characteristics Absolute maximum ratings	6
	1.6	Optical Characteristics	7
	1.7	LED Back-light Characteristics	8
2.	REL	JABILITY	9
3.	OPE	ERATING INSTRUCTIONS	10
	3.1	Input signal Function	10
	3.2	Voltage Generator Circuit	11
	3.3	Timing Diagram	14
4.	NOT	TES	17

1. PRODUCT SPECIFICATIONS

1.1 General

• 128 x 64 Dot Matrix LCD

• STN-BLUE, Negative Mode

• Transmissive, Wide Temperature Range

• 6 o'clock

• Backlight: Edge LED (WHITE)

• Multiplexing Driving: 1/65Duty, 1/9Bias

• Controller IC: UC1601 (Ultrachip)

1.2 Mechanical Characteristics

Item	Characteristic
Dot configuration	128 × 64
Dot dimensions(mm)	0.334×0.403
Dot spacing (mm)	0.364×0.433
Module dimensions (Horizontal × Vertical × Thickness, mm)	56.60 x 44.20 x 7.65 max.
Viewing area (Horizontal × Vertical, mm)	50.60 x 31.00
Active area (Horizontal × Vertical, mm)	46.562 x 27.682
Backlight outline dimension	56.60 x 44.20 x 3.60

1.3 Absolute Maximum Ratings (Without LED Backlight)

Characteristic	Symbol	Unit	Value
Operating Voltage (logic)	V_{DD}	V	-0.3 to +4.0
Input Voltage	V_{IN}	V	-0.3 to V _{DD} +0.3

Note 1: Referenced to $V_{SS}=0V$

1.4 Electrical Characteristics (Without LED Backlight)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
VDD	Supply for digital circuit		2.4		3.3	٧
V _{DD2/3}	Supply for bias & pump		2.4		3.3	V
V_{LCD}	Charge pump output	$V_{DD2/3} \ge 2.4 \text{V}, 25^{\circ}\text{C}$			11.5	V
VD	LCD data voltage	$V_{DD2/3} \ge 2.4V, 25^{\circ}C$	0.80		1.32	V
VIL	Input logic LOW				0.2V _{DD}	V
VIH	Input logic HIGH		0.8V _{DD}			V
Vol	Output logic LOW				0.2V _{DD}	V
Voн	Output logic HIGH		0.8V _{DD}			V
lιL	Input leakage current				1.5	μΑ
R _{0(SEG)}	SEG output impedance	V _{LCD} = 11V		2	3	kΩ
R ₀ (com)	COM output impedance	V _{LCD} = 11V		2	3	kΩ
F_{FR}	Average Frame Rate	LC[3] = 0b	66	76		Hz

1.5 Optical Characteristics Absolute Maximum Ratings

Item	Symbol	Rating	Unit
Operating Temperature Range	Тор	-20~+70	°C
Storage Temperature Range	Tst	-30~+80	°C

Optical Characteristics 1.6


1/65 duty, 1/9bias, Vlcd=10.2V, Ta=25°C

Item	Symbol	Conditions	Min.	Тур.	Max	Reference
	Vlcd=VDD-VO		9.7	10.2	10.7	V
Driving voltage		-20°C	11.4	11.9	12.4	V
Driving voltage	Vlcd	+25°C	9.7	10.2	10.7	V
		+70°C	9.2	9.7	10.2	V
Viewing angle	θ	C≥2.0,Ø=0°C	30°			Notes 1 & 2
Contrast	С	θ=5°, Ø=0°	3.0			Note 3
Response time(rise)	ton	θ=5°, Ø=0°			198ms	Note 4
Response time(fall)	toff	θ=5°, Ø=0°			176ms	Note 4


C

Note 1: Definition of angles θ and \emptyset

Note 2: Definition of viewing angles $\theta 1$ and $\emptyset 2$



Light (when transmitted) $Y(\varnothing = 0\circ)$ $(\theta=90\circ)$




Optimum viewing angle with the naked eye and viewing angle θ at Cmax. Above are not always the same


viewing angle θ (Φ fixed)

Note 3: Definition of contrast C

Brightness (reflection) of unselected dot (B2) Brightness (reflection) of selected dot (B1)



Note 4: Definition of response time



Note: Measured with a transmissive LCD panel which is displayed 1 cm²

V OPR: Operating voltage f FRM : Frame frequency t_{ON}: Response time (rise) t_{OFF}: Response time

(fall)

1.7 LED Backlight Characteristics

1.7.1 Electrical / Optical Specifications

 $Ta = 25^{\circ}C$

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Forward voltage	V_{f}	If=30mA, WHITE	2.8	3.0	3.2	V
LED *Luminous Intensity	$I_{ m V}$	If=30mA, WHITE	100	150	1	Cd/m2
Chromaticity	X	If=30mA,	0.26	0.29	0.32	
Coordinate	у	WHITE	0.26	0.29	0.32	
Reverse Current	I_R	VR=5V, WHITE			30	uA

Note: * Measured at the bare LED Backlight Unit.

1.7.2 LED Maximum Operating Range

Item	Symbol	WHITE	Unit
Power Dissipation	P_{AD}	128	mW
Forward Current	I_{F}	40	mA
Reverse Voltage	V_R	5	V

2. RELIABILITY

2.1 Reliability

Test item	Test condition	Evaluation and assessment
Operation at high temperature and humidity	40 °C±2 °C 90% RH for 500hours	No abnormalities in functions* and appearance**
Operation at high temperature	50 °C±2 °C for 500 hours	No abnormalities in functions* and appearance**
Heat shock	0± ~ +50 °C Left for 1 hour at each temperature, transition time 5 min, repeated 10times	No abnormalities in functions* and appearance**
Low temperature	0±2 °C for 500 hours	No abnormalities in functions* and appearance**
Vibration	Sweep for 1 min at 10 Hz, 55Hz, 10Hz, amplitude 1.5mm 2 hrs each in the X,Y and Z directions	No abnormalities in functions* and appearance**
Drop shock	Dropped onto a board from a height of 10cm	No abnormalities in functions* and appearance**

^{*} Dissipation current, contrast and display functions

2.2 Liquid crystal panel service life 100,000 hours minimum at 25 °C±10 °C

- 2.3 definition of panel service life
 - Contrast becomes 30% of initial value
 - Current consumption becomes three times higher than initial value
 - Remarkable alignment deterioration occurs in LCD cell layer
 - Unusual operation occurs in display functions

^{**} Polarizing filter deterioration, other appearance defects

3. OPERATING INSTRUCTIONS


3.1 Input Signal Function


Pin No	Symbol	I/O	Function					
1~4	NC	-	No Connection.					
5	VLCD	PWR	Main LCD power supply.					
6	V _{B0+}	PWR	LCD Bias Voltages. These are the voltage sources to provid					
7	V _{B0} -	PWR	SEG driving currents. These voltages are generated internally					
8	V B1-	PWR	Connect capacitors of CBx value between VBx+ and VBx					
9	V B1+	PWR	Connect capacitors of Obx value between vbx+ and vbx					
10	VSS	PWR	Power Ground.					
11	VDD	PWR	Power supply terminal VCC.					
12	BM1	l	Bus mode: "HL": 8080 "HH": 6800					
13	BM0	l	BM[1:0] "LH": S9 "LL": S8					
14	DB7	I/O	Bi-directional bus for both serial and parallel host interfaces.					
15	DB6	I/O	In serial modes, connect DB0 to SCK, DB3 to SDA.					
16	DB5	I/O	BM=1x BM=0x					
17	DB4	I/O	(Parallel) (Serial)					
18	DB3/SDA	I/O	D0 D0 SCK D1 D1					
19	DB2	I/O	D2 D2					
20	DB1	I/O	D3 D3 SDA					
			D4 D4					
21	DB0/SCK	I/O	D5 D5					
21	DB0/3CK	1,0	D6 D6 -					
			D7 D7 -					
22	WR1	l	WR [1:0] controls the read/write operation of the host					
23	WR0	I	interface. See Host Interface section for details. The meaning of WR [1:0] depends on whether the interface is in the 6800 mode, or the 8080 mode. In serial modes, these two pins are not used and can be connected to Vss.					
24	CD	ı	Select the incoming command if it is a control instruction or for display data. CD pin is not used in S9 mode, connect it to Vdd or Vss. "L": control instruction "H": display data					
25	RST	I	When RST="L", all control registers are re-initialized by their default states.					
26	/CS0	I	Chip Select or Chip Address. In parallel mode and S8 mode, chip is selected when /CS0="L". When the chip is not selected, DB[7:0] will be high impedance.					
27~30	NC	-	No Connection.					


Bus Type		8080 6800		SPI (S8)	SPI (S9)	
"	BM[1:0]	10b	11b	00b	01b	
Pins	CS[1:0]		Chip	Select		
Data F	CD		Control/Data		_	
& Da	WR0	WR R/W		_		
Control 8	WR1	RD	EN	-		
,ou	Access Read/Write Writ			e Only		
0	D[7:0]	8-bit bus	(Tri-state)	D0=SCK	, D3=SDA	

^{*} Connect unused control pins and data bus pins to V_{DD} or V_{SS}

3.2 Voltage Generator Circuit








Note

Recommended component values:

 C_B : 100x~200x LCD load capacitance or 1.0uF (2V), whichever is higher. C_L : 10nF ~ 30nF (25V) is appropriate for most applications.

RL: $10M\Omega$, Acts as a draining circuit when the power is abnormally shut down.


3.3 Timing Diagram



Parallel Bus Timing Characteristics (for 8080 MCU)

 $(2.5V \le V_{DD} < 3.3V, Ta = -30 \text{ to } +85^{\circ}C)$


Symbol	Signal	Description	Condition	Min.	Max.	Units
taseo	CD	Address setup time		0	-	nS
t _{ahbo}	CD	Address hold time		40		
t _{CY80}		System cycle time		135	-	nS
t _{PWR80}	WR1	Pulse width (read)		65	-	nS
t _{PWW80}	WR0	Pulse width (write)		65	-	nS
t _{HPW80}	WR0, WR1	High pulse width		65	-	nS
tosao	D0~D7	Data setup time		30	_	nS
t _{DH80}	D0~D1	Data hold time		20		
t _{ACC80}		Read access time	C _L = 100pF	_	50	nS
tooso		Output disable time		10	50	
tcssa80				10		nS
tcsspeo	CS1/CS0	Chip select setup time		10		
t _{CSH80}				20		



Parallel Bus Timing Characteristics (for 6800 MCU)

 $(2.5V \le V_{DD} < 3.3V, Ta = -30 \text{ to } +85^{\circ}C)$


Symbol	Signal	Description	Condition	Min.	Max.	Units
tases	CD	Address setup time		0	-	nS
tанвв		Address hold time		40		
t _{CY88}		System cycle time		135	-	nS
t _{PWR68}	WR1	Pulse width (read)		65	-	nS
t _{PWW68}		Pulse width (write)		65	1	nS
tlpw68		Low pulse width		65	-	nS
t _{DS88}	D0~D7	Data setup time		30	-	nS
tонев		Data hold time		15		
t _{ACC88}		Read access time	C _L = 100pF	-	50	nS
t _{opes}		Output disable time		10	50	
Tcssa68	CS1/CS0			10		nS
T _{CSSD68}		Chip select setup time		10		
T _{CSH88}				20		



Serial Bus Timing Characteristics (for S8)

 $(2.5V \le V_{DD} < 3.3V, Ta = -30 \text{ to } +85^{\circ}C)$

Symbol	Signal	Description	Condition	Min.	Max.	Units
t _{ASSB}	CD	Address setup time		0	_	nS
t _{AHS8}	CD	Address hold time		40	_	nS
t _{CYS8}		System cycle time		135	_	nS
t _{LPWS8}	SCK	Low pulse width		65	_	nS
t _{HPWS8}		High pulse width		65	_	nS
tosse	SDA	Data setup time		30	-	nS
t _{DHS8}	SDA	Data hold time		15		
tcssas8				10		nS
tcssps8	CS1/CS0	Chip select setup time		10		
tcsHs8				20		



Serial Bus Timing Characteristics (for S9)

 $(2.5V \le V_{DD} < 3.3V, Ta = -30 \text{ to } +85^{\circ}C)$

Symbol	Signal	Description	Condition	Min.	Max.	Units
tasse	CD	Address setup time		0	_	nS
t _{AHS9}	CD	Address hold time		40	_	nS
t _{CYS9}		System cycle time		135	_	nS
t _{LPWS9}	SCK	Low pulse width		65	_	nS
t _{HPWS9}		High pulse width		65	_	nS
tosse touse	SDA	Data setup time Data hold time		30 15	-	nS
tcssase tcssdse tcsase	CS1/CS0	Chip select setup time		10 10 20		nS

4. NOTES

Safety

• If the LCD panel breaks, be careful not to get the liquid crystal in your mouth. If the liquid crystal touches your skin or clothes, wash it off immediately using soap and plenty of water.

Handling

- Avoid static electricity as this can damage the CMOS LSI.
- The LCD panel is plate glass; do not hit or crush it.
- Do not remove the panel or frame from the module.
- The polarizing plate of the display is very fragile; handle it very carefully

Mounting and Design

- Mount the module by using the specified mounting part and holes.
- To protect the module from external pressure, leave a small gap by placing transparent plates (e.g. acrylic or glass) on the display surface, frame, and polarizing plate
- Design the system so that no input signal is given unless the power-supply voltage is applied.
- Keep the module dry. Avoid condensation, otherwise the transparent electrodes may break.

Storage

- Store the module in a dark place where the temperature is 25 °C±10 °C and the humidity below 65% RH.
- Do not store the module near organic solvents or corrosive gases.
- Do not crush, shake, or jolt the module (including accessories).

Cleaning

- Do not wipe the polarizing plate with a dry cloth, as it may scratch the surface.
- Wipe the module gently with soft cloth soaked with a petroleum benzine.
- Do not use ketonic solvents (ketone and acetoe) or aromatic solvents (toluene and xylene), as they may damage the polarizing plate.